JPS5629746A - Residual number converter - Google Patents
Residual number converterInfo
- Publication number
- JPS5629746A JPS5629746A JP10571379A JP10571379A JPS5629746A JP S5629746 A JPS5629746 A JP S5629746A JP 10571379 A JP10571379 A JP 10571379A JP 10571379 A JP10571379 A JP 10571379A JP S5629746 A JPS5629746 A JP S5629746A
- Authority
- JP
- Japan
- Prior art keywords
- adder
- supplied
- units
- residual number
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Compression, Expansion, Code Conversion, And Decoders (AREA)
Abstract
PURPOSE: To secure an independent input and then a converting process with every element Ci, by suppling the partial bit of the element Ci of L units of the set Zmi plus the identification code into the converter consisting of the multiplication part, the adder, the delaying circuit and the switch each to then undergo the processing.
CONSTITUTION: The element Ci of L units of the set Zmi composed of the residual number with the devisor of mi is converted into the element C of one unit of the set ZM composed of the residual number with the divisor of M(πLmi). In this case, the partial bit of the element Ci and the identification code corresponding to i are supplied simultaneously to terminals 15 and 17 each of the multiplication part 16. At part 16, the constant αi is selected out of the indentification code composed at the ROM and supplied from the terminal 17, and αiCi is delivered to receive a cumulative addition by the adder 18. The output of the adder 18 is supplied to the adder 18 via the delaying circuit 19 to be added to the output of part 16 against the next element Ci. When L units of the element Ci is supplied to the part 16, the final result is extracted to the output terminal 22 via the switch 21.
COPYRIGHT: (C)1981,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10571379A JPS5629746A (en) | 1979-08-20 | 1979-08-20 | Residual number converter |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10571379A JPS5629746A (en) | 1979-08-20 | 1979-08-20 | Residual number converter |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5629746A true JPS5629746A (en) | 1981-03-25 |
Family
ID=14414969
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP10571379A Pending JPS5629746A (en) | 1979-08-20 | 1979-08-20 | Residual number converter |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5629746A (en) |
-
1979
- 1979-08-20 JP JP10571379A patent/JPS5629746A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS57155667A (en) | Arithmetic circuit of galois matter | |
JPS5629746A (en) | Residual number converter | |
JPS535940A (en) | Multiplication system | |
JPS55102034A (en) | Set unit for unit address | |
JPS5572252A (en) | Mixing circuit for digital logarithmic value signal | |
JPS5396630A (en) | Multi-item input unit | |
JPS52147022A (en) | Key input system | |
JPS56140281A (en) | Electronic timepiece | |
JPS56140782A (en) | Processing system of digital video signal | |
JPS5552170A (en) | Composite computer system | |
JPS5663649A (en) | Parallel multiplication apparatus | |
JPS5556252A (en) | Digital differential analyzer | |
JPS55154494A (en) | Watch with timer | |
JPS5515522A (en) | Digital arithmetic circuit | |
JPS5550777A (en) | Information compression device | |
JPS5569849A (en) | Multiplication control system | |
JPS51113120A (en) | Hole current converter | |
JPS6478029A (en) | Semiconductor integrated circuit | |
JPS5567832A (en) | Matrix key extension circuit | |
JPS5520515A (en) | Encoder | |
JPS51129650A (en) | Multiplex circuit | |
JPS553066A (en) | Composite multiplier | |
JPS5663665A (en) | Digital correlation detector | |
JPS54158154A (en) | Method and apparatus for analog-digiral conversion | |
JPS55918A (en) | Linear deltam digital addition system |