JPS5619230A - Exclusive logic sum circuit using josephson element - Google Patents
Exclusive logic sum circuit using josephson elementInfo
- Publication number
- JPS5619230A JPS5619230A JP9445079A JP9445079A JPS5619230A JP S5619230 A JPS5619230 A JP S5619230A JP 9445079 A JP9445079 A JP 9445079A JP 9445079 A JP9445079 A JP 9445079A JP S5619230 A JPS5619230 A JP S5619230A
- Authority
- JP
- Japan
- Prior art keywords
- elements
- circuit
- constitution
- plus
- logic sum
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/195—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using superconductive devices
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
Abstract
PURPOSE:To realize the simplification of constitution, low power consumption and high-speed working of the function each, by using four Josephson elements, four inductance elements plus one impedance element each. CONSTITUTION:The exclusive logic sum circuit consists of asymmetric quantum interference type circuit G1 (comprising Josephson elements J1 and J2, inductance elements M1 and M2 plus impedance element R each) and asymmetric quantum interference type circuit G2 having the same structure (comprising Josephson elements J1 and J2 plus inductance elements M1 and M2 each). And parallel circuits Q of circuits G1 and G2 are connected in series to be inserted to bias current line B, and furthermore input current lines D1 and D2 are connected electromagnetically to elements M1 and M2 of circuit Q in circuit G2 respectively. In such constitution, logic output signal Z(IF) is obtained only in case either logic input signal X(IC1) or Y(IC2) is ''1'' to secure the function as an exclusive logic sum circuit.
Priority Applications (7)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9445079A JPS6049382B2 (en) | 1979-07-25 | 1979-07-25 | Exclusive OR circuit using Josefson element |
CA000349820A CA1145820A (en) | 1979-07-25 | 1980-04-14 | Logic circuit with asymmetrical quantum interferometric circuits |
NL8002205A NL8002205A (en) | 1979-07-25 | 1980-04-16 | LOGICAL CIRCUIT WITH ASYMMETRICAL QUANTUM INTERFEROMETRIC CIRCUITS. |
US06/140,756 US4330841A (en) | 1979-07-25 | 1980-04-16 | Logic circuit with asymmetrical quantum interferometric circuits |
GB8014684A GB2061049B (en) | 1979-07-25 | 1980-05-02 | Logic circuit with asymmetrical quantum interferometric circuits |
DE3017463A DE3017463C2 (en) | 1979-07-25 | 1980-05-05 | Logical circuit arrangement with asymmetrical mass product or quantum interference circuits |
FR8010070A FR2462824B1 (en) | 1979-07-25 | 1980-05-06 | LOGIC CIRCUIT WITH QUANTA ASYMMETRIC INTERFEROMETRIC CIRCUITS |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9445079A JPS6049382B2 (en) | 1979-07-25 | 1979-07-25 | Exclusive OR circuit using Josefson element |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5619230A true JPS5619230A (en) | 1981-02-23 |
JPS6049382B2 JPS6049382B2 (en) | 1985-11-01 |
Family
ID=14110590
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP9445079A Expired JPS6049382B2 (en) | 1979-07-25 | 1979-07-25 | Exclusive OR circuit using Josefson element |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6049382B2 (en) |
-
1979
- 1979-07-25 JP JP9445079A patent/JPS6049382B2/en not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPS6049382B2 (en) | 1985-11-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0098417A3 (en) | Semiconductor memory device | |
JPS5421152A (en) | Comparison circuit | |
JPS5619230A (en) | Exclusive logic sum circuit using josephson element | |
JPS6469924A (en) | Photo detector | |
JPS5678218A (en) | Elastic surface wave device | |
JPS5662427A (en) | Logic circuit | |
EP0229728A3 (en) | Pulse forming networks | |
JPS5582450A (en) | Semiconductor integrated circuit | |
JPS53140943A (en) | Magnetic bubble detector | |
EP0090421A3 (en) | Logic circuit | |
JPS5313391A (en) | Composite superconductive body | |
JPS5563134A (en) | Logic circuit using josephson element | |
JPS5617515A (en) | Flip-flop circuit | |
JPS5616225A (en) | Input selection circuit for microcomputer | |
JPS5548898A (en) | Composite latch circuit | |
JPS5285487A (en) | Semiconductor integrated circuit | |
JPS5391561A (en) | Superconductive logic circuit | |
JPS5591861A (en) | Cmos logic circuit | |
JPS5534577A (en) | Clock driver circuit | |
JPS57189255A (en) | Information processor | |
JPS5619146A (en) | Binary addition circuit using josephson element | |
JPS5693404A (en) | Amplifying circuit | |
JPS5568729A (en) | Input circuit with input level decision | |
JPS55124322A (en) | Ring oscillator | |
JPS566536A (en) | Integrated logic circuit |