JPS56162855A - Forming method for insulator region - Google Patents
Forming method for insulator regionInfo
- Publication number
- JPS56162855A JPS56162855A JP6677780A JP6677780A JPS56162855A JP S56162855 A JPS56162855 A JP S56162855A JP 6677780 A JP6677780 A JP 6677780A JP 6677780 A JP6677780 A JP 6677780A JP S56162855 A JPS56162855 A JP S56162855A
- Authority
- JP
- Japan
- Prior art keywords
- film
- oxidized
- substrate
- polycrystalline silicon
- oxidizing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000012212 insulator Substances 0.000 title 1
- 239000000758 substrate Substances 0.000 abstract 5
- 230000001590 oxidative effect Effects 0.000 abstract 4
- 229910021420 polycrystalline silicon Inorganic materials 0.000 abstract 4
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 abstract 2
- 229910052710 silicon Inorganic materials 0.000 abstract 2
- 239000010703 silicon Substances 0.000 abstract 2
- 229910052581 Si3N4 Inorganic materials 0.000 abstract 1
- 239000004065 semiconductor Substances 0.000 abstract 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/0217—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon nitride not containing oxygen, e.g. SixNy or SixByNz
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/32—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- High Energy & Nuclear Physics (AREA)
- Toxicology (AREA)
- Health & Medical Sciences (AREA)
- Local Oxidation Of Silicon (AREA)
- Element Separation (AREA)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6677780A JPS56162855A (en) | 1980-05-19 | 1980-05-19 | Forming method for insulator region |
US06/466,142 US4465705A (en) | 1980-05-19 | 1983-02-14 | Method of making semiconductor devices |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6677780A JPS56162855A (en) | 1980-05-19 | 1980-05-19 | Forming method for insulator region |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS56162855A true JPS56162855A (en) | 1981-12-15 |
JPS6227746B2 JPS6227746B2 (ja) | 1987-06-16 |
Family
ID=13325627
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP6677780A Granted JPS56162855A (en) | 1980-05-19 | 1980-05-19 | Forming method for insulator region |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS56162855A (ja) |
-
1980
- 1980-05-19 JP JP6677780A patent/JPS56162855A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6227746B2 (ja) | 1987-06-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS57204133A (en) | Manufacture of semiconductor integrated circuit | |
EP0236123A3 (en) | A semiconductor device and method for preparing the same | |
JPS54589A (en) | Burying method of insulator | |
JPS56162855A (en) | Forming method for insulator region | |
JPS57124440A (en) | Compound etching method | |
JPS575328A (en) | Growing method for semiconductor crystal | |
JPS5772333A (en) | Manufacture of semiconductor device | |
JPS57204146A (en) | Manufacture of semiconductor device | |
JPS5756942A (en) | Manufacture of silicon semiconductor device | |
JPS6428962A (en) | Semiconductor device and manufacture thereof | |
JPS57100733A (en) | Etching method for semiconductor substrate | |
JPS56129698A (en) | Crystal growing method | |
JPS571243A (en) | Manufacture of semiconductor device | |
JPS53116787A (en) | Production of semiconductor device | |
JPS5314555A (en) | Depositing method of impurity to silicon wafersa | |
JPS647566A (en) | Manufacture of thin film transistor | |
JPS5797643A (en) | Manufacture of semiconductor device | |
JPS574116A (en) | Manufacture of semiconductor substrate | |
JPS5779643A (en) | Semiconductor device | |
JPS5244583A (en) | Method of treating semiconductor sustrate | |
JPS6430244A (en) | Manufacture of semiconductor device | |
JPS5587488A (en) | Production of semiconductor device | |
JPS5754346A (ja) | Taketsushoshirikonhaisensonokeiseihoho | |
JPS5799781A (en) | Manufacture of semiconductor device | |
JPS5710246A (en) | Manufacture of semiconductor device |