JPS5614745A - Error control coding-decoding circuit of series-input and series-output type - Google Patents
Error control coding-decoding circuit of series-input and series-output typeInfo
- Publication number
- JPS5614745A JPS5614745A JP9074679A JP9074679A JPS5614745A JP S5614745 A JPS5614745 A JP S5614745A JP 9074679 A JP9074679 A JP 9074679A JP 9074679 A JP9074679 A JP 9074679A JP S5614745 A JPS5614745 A JP S5614745A
- Authority
- JP
- Japan
- Prior art keywords
- series
- input
- output
- bits
- decoding circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0041—Arrangements at the transmitter end
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0045—Arrangements at the receiver end
Abstract
PURPOSE:To improve the transmission efficiency and reliability of information codes by providing a coding circuit that adds a check bit to information bits of a series input and then outputs series bits after bit rate conversion and a decoding circuit that performs the reverse operation. CONSTITUTION:An input code pulse train is input to series-input parallel-output output shift register 6, which is makes a shift with clock pulses 2 synchronizing with the input code pulse train. Up-down counter 8 is made to count up and the output of register 6 is input to multiplexer 7 controlled by circuit 8; and the output of the multiplexer is sampled by clock pulses 19 synchronizing with output code pulses and led out of FF16 and counter 8 is made to count down. Consequently, a check bit for error correction is added easily to information bits of the series input and after coding with series bits, the output can be sent out; and decoding can also be carried out through the reverse operation, so that the transmission efficiency and reliability of information codes can greatly be improved.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9074679A JPS5614745A (en) | 1979-07-17 | 1979-07-17 | Error control coding-decoding circuit of series-input and series-output type |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9074679A JPS5614745A (en) | 1979-07-17 | 1979-07-17 | Error control coding-decoding circuit of series-input and series-output type |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5614745A true JPS5614745A (en) | 1981-02-13 |
JPS6221415B2 JPS6221415B2 (en) | 1987-05-12 |
Family
ID=14007148
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP9074679A Granted JPS5614745A (en) | 1979-07-17 | 1979-07-17 | Error control coding-decoding circuit of series-input and series-output type |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5614745A (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH061712U (en) * | 1992-06-15 | 1994-01-14 | 三菱自動車工業株式会社 | Oil drain plug opening and closing structure for engine |
-
1979
- 1979-07-17 JP JP9074679A patent/JPS5614745A/en active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6221415B2 (en) | 1987-05-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS60260256A (en) | Data synchronization transmitting method and encoder using same method | |
JPS5577260A (en) | Error detection system of digital communication unit | |
JPS5614745A (en) | Error control coding-decoding circuit of series-input and series-output type | |
GB1507041A (en) | Circuit arrangements for decoding data signals | |
FR2261663A1 (en) | Counter unit comprising Johnson counter using register - has register feedback loop including inverter | |
JPS57197961A (en) | Conversion system for image data | |
JPS5451343A (en) | Code converter | |
JPS56136028A (en) | D-a converter | |
JPS53111253A (en) | Generating circuit for gray code | |
JPS5535562A (en) | Forming method of digital transmission signal | |
JPS57115048A (en) | Method for transmission of pulse information | |
JPS57115047A (en) | Method for link transmission of pulse information | |
JPS57207457A (en) | Sc bit superimposing system | |
JPS5713836A (en) | Channel synchronization system | |
JPS57104371A (en) | Profile code converter | |
JPS5744351A (en) | Code error detecting circuit | |
JPS54158811A (en) | Frame synchronizer | |
JPS5413719A (en) | Pulse transmission system | |
JPS52103902A (en) | Code error correcting method | |
JPS5431266A (en) | Code decoder circuit | |
JPS5683163A (en) | Encoding system | |
JPS55154876A (en) | Facsimile signal transmission system | |
SU824464A1 (en) | Information transmitting and receiving system using variable-length code | |
JPS5480726A (en) | Coding and decoding device | |
JPS5710566A (en) | Decoding circuit |