JPS5614355A - Generating method for error code correspondence table - Google Patents

Generating method for error code correspondence table

Info

Publication number
JPS5614355A
JPS5614355A JP9006279A JP9006279A JPS5614355A JP S5614355 A JPS5614355 A JP S5614355A JP 9006279 A JP9006279 A JP 9006279A JP 9006279 A JP9006279 A JP 9006279A JP S5614355 A JPS5614355 A JP S5614355A
Authority
JP
Japan
Prior art keywords
signal
pin
correspondence table
error code
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP9006279A
Other languages
Japanese (ja)
Inventor
Nobuaki Furukawa
Hideaki Tsuchiya
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP9006279A priority Critical patent/JPS5614355A/en
Publication of JPS5614355A publication Critical patent/JPS5614355A/en
Pending legal-status Critical Current

Links

Landscapes

  • Test And Diagnosis Of Digital Computers (AREA)

Abstract

PURPOSE: To generate an accurate error code correspondence table, by exchanging successively respective printed boards of the logical operation circuit group to output automatically the inversion signal as a false fault signal for every pin and by causing a diagnostic program to run for the circuit group to measure false fault occurrence conditions.
CONSTITUTION: Test unit 10 where exclusive OR circuits 18 are provided correspondingly to the number of pins of printed board 1 is inserted between test object printed board 1 and back panel 2. For the purpose of switching automatically pins, address count of counter 15 is performed through latch circuit 12 and OR circuit 14 by count-up switch 11 to display the measuring pin number on display equipment 17. Simultaneously, in respect to the signal of a prescribed level corresponding to each pin, the inversion signal of the pin output for normalcy is given as a false signal to OR circuit 18 in unit 10 for every pin by decoder 16. Then, this signal is sent to the diagnostic unit through panel 2, and the diagnostic program is caused to run to measure false fault occurrence conditions, thus generting an accurate error code correspondence table.
COPYRIGHT: (C)1981,JPO&Japio
JP9006279A 1979-07-16 1979-07-16 Generating method for error code correspondence table Pending JPS5614355A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9006279A JPS5614355A (en) 1979-07-16 1979-07-16 Generating method for error code correspondence table

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9006279A JPS5614355A (en) 1979-07-16 1979-07-16 Generating method for error code correspondence table

Publications (1)

Publication Number Publication Date
JPS5614355A true JPS5614355A (en) 1981-02-12

Family

ID=13988068

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9006279A Pending JPS5614355A (en) 1979-07-16 1979-07-16 Generating method for error code correspondence table

Country Status (1)

Country Link
JP (1) JPS5614355A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5087903A (en) * 1973-12-08 1975-07-15
JPS63286939A (en) * 1987-05-19 1988-11-24 Nec Corp System for generating device diagnostic dictionary

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5087903A (en) * 1973-12-08 1975-07-15
JPS5745633B2 (en) * 1973-12-08 1982-09-29
JPS63286939A (en) * 1987-05-19 1988-11-24 Nec Corp System for generating device diagnostic dictionary

Similar Documents

Publication Publication Date Title
GB1137778A (en) Data processing apparatus
JPS5614355A (en) Generating method for error code correspondence table
US3562644A (en) Circuit tester providing circuit-selected test parameters
JPS5627667A (en) Method of estimating semiconductor device
JPS5322757A (en) Testing apparatus of electric a ppliances
SU723575A1 (en) Discrete unit testing device
JPS5731058A (en) Fault diagnostic system of digital circuit
JPS5750667A (en) Inspecting device for printed circuit board
JPS54151478A (en) Pin connection checking system of integrated circuits being tested in integrated circuit testing apparatus
SU842838A1 (en) Wiring testing device
SU694822A1 (en) Arrangement for the parametric control of intergrated circuits
SU1022080A1 (en) Wiring testing device
SU830405A1 (en) Wiring testing device
JPS5578351A (en) Testing method of computer
JPS5475208A (en) Highway switch test system
JPS5444480A (en) Package for integrated circuit
KR0116954Y1 (en) Ic chip tester
KR900001312Y1 (en) Wireless pwa detecting apparatus
JPS5682922A (en) Information control system
JPS5690271A (en) Testing method for logic device
CA2159036A1 (en) Method for Identifying Untestable & Redundant Faults in Sequential Logic Circuits
SU650027A1 (en) Device for interdetachable xiring of electric connections
JPS57105053A (en) Integrated circuit which has incorporated testing circuit for fault detecting circuit
JPS5461438A (en) Information processor
JPS5698796A (en) High-speed memory test system