JPS56103726A - Control system of bus - Google Patents
Control system of busInfo
- Publication number
- JPS56103726A JPS56103726A JP550680A JP550680A JPS56103726A JP S56103726 A JPS56103726 A JP S56103726A JP 550680 A JP550680 A JP 550680A JP 550680 A JP550680 A JP 550680A JP S56103726 A JPS56103726 A JP S56103726A
- Authority
- JP
- Japan
- Prior art keywords
- processor
- control section
- buses
- memory
- address
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
- 
        - G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
 
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Bus Control (AREA)
- Multi Processors (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title | 
|---|---|---|---|
| JP550680A JPS56103726A (en) | 1980-01-21 | 1980-01-21 | Control system of bus | 
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title | 
|---|---|---|---|
| JP550680A JPS56103726A (en) | 1980-01-21 | 1980-01-21 | Control system of bus | 
Publications (2)
| Publication Number | Publication Date | 
|---|---|
| JPS56103726A true JPS56103726A (en) | 1981-08-19 | 
| JPS6215903B2 JPS6215903B2 (OSRAM) | 1987-04-09 | 
Family
ID=11613077
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date | 
|---|---|---|---|
| JP550680A Granted JPS56103726A (en) | 1980-01-21 | 1980-01-21 | Control system of bus | 
Country Status (1)
| Country | Link | 
|---|---|
| JP (1) | JPS56103726A (OSRAM) | 
- 
        1980
        - 1980-01-21 JP JP550680A patent/JPS56103726A/ja active Granted
 
Also Published As
| Publication number | Publication date | 
|---|---|
| JPS6215903B2 (OSRAM) | 1987-04-09 | 
Similar Documents
| Publication | Publication Date | Title | 
|---|---|---|
| JPS56159725A (en) | Module type data processor | |
| EP0086605A3 (en) | Image processing system | |
| JPS56103726A (en) | Control system of bus | |
| JPS5647147A (en) | Data transmission system | |
| JPS5680722A (en) | Interprocessor control system | |
| EP0192578A3 (en) | A multiple bus system including a microprocessor having separate instruction and data interfaces and caches | |
| JPS5725030A (en) | Intersubsystem communication system | |
| JPS54146552A (en) | Interruption control system | |
| JPS57174724A (en) | Error countermeasure controlling system for transfer data between computer devices | |
| JPS5783864A (en) | Multiprocessor system | |
| JPS5488038A (en) | Data processor | |
| JPS56118133A (en) | Direct memory access circuit | |
| JPS5563423A (en) | Data transfer system | |
| JPS54104247A (en) | Information processing system | |
| JPS57206974A (en) | Shared memory control circuit | |
| JPS55153021A (en) | Data transfer system of multiprocessor system | |
| JPS5515521A (en) | Computer combination system | |
| JPS5759221A (en) | Dma transfer controlling system | |
| JPS5660930A (en) | Data transfer system | |
| JPS57105019A (en) | Data transfer controlling system | |
| JPS5642830A (en) | Priority interruption control system for data processor | |
| JPS5537635A (en) | Message transmitter | |
| JPS5633725A (en) | Connecting system for external unit | |
| JPS5738039A (en) | Duplex system transmission controlling circuit | |
| JPS5668829A (en) | Queuing control system |