JPS5593082A - Timer with two-stage clock operation mode - Google Patents
Timer with two-stage clock operation modeInfo
- Publication number
- JPS5593082A JPS5593082A JP16580878A JP16580878A JPS5593082A JP S5593082 A JPS5593082 A JP S5593082A JP 16580878 A JP16580878 A JP 16580878A JP 16580878 A JP16580878 A JP 16580878A JP S5593082 A JPS5593082 A JP S5593082A
- Authority
- JP
- Japan
- Prior art keywords
- gate
- counter
- msb
- clock
- count
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Measurement Of Predetermined Time Intervals (AREA)
- Electrical Control Of Ignition Timing (AREA)
- Electronic Switches (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16580878A JPS5593082A (en) | 1978-12-30 | 1978-12-30 | Timer with two-stage clock operation mode |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16580878A JPS5593082A (en) | 1978-12-30 | 1978-12-30 | Timer with two-stage clock operation mode |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5593082A true JPS5593082A (en) | 1980-07-15 |
JPS6150269B2 JPS6150269B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1986-11-04 |
Family
ID=15819381
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP16580878A Granted JPS5593082A (en) | 1978-12-30 | 1978-12-30 | Timer with two-stage clock operation mode |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5593082A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5265070A (en) * | 1989-11-08 | 1993-11-23 | Seiko Epson Corporation | Receiving device with timekeeping function |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5124866A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * | 1974-08-23 | 1976-02-28 | Tokyo Shibaura Electric Co |
-
1978
- 1978-12-30 JP JP16580878A patent/JPS5593082A/ja active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5124866A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * | 1974-08-23 | 1976-02-28 | Tokyo Shibaura Electric Co |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5265070A (en) * | 1989-11-08 | 1993-11-23 | Seiko Epson Corporation | Receiving device with timekeeping function |
Also Published As
Publication number | Publication date |
---|---|
JPS6150269B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1986-11-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB1304157A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
CA1018668A (en) | Selectable eight or twelve digit integrated circuit calculator and conditional gate output signal modification circuit therefor | |
JPS554149A (en) | Fixed mark testing circuit | |
JPS5593082A (en) | Timer with two-stage clock operation mode | |
EP0304841A3 (en) | Bit-serial integrator circuitry | |
JPS56136028A (en) | D-a converter | |
JPS57155833A (en) | Digital-to-analog converting circuit | |
JPS5719822A (en) | Information processor | |
EP0204588A3 (en) | Digital timer | |
JPS56117423A (en) | Binary coding circuit by multistage threshold level | |
JPS6459521A (en) | Programmable timer circuit | |
JPS55124086A (en) | Electronic watch | |
JPS5545221A (en) | Clock break detection circuit | |
JPS5669576A (en) | Electronic watch | |
JPS5563414A (en) | Timing signal generation circuit | |
JPS564911A (en) | Digital limiter | |
JPS567545A (en) | Parity check circuit | |
JPS54121020A (en) | Decoder circuit | |
KR840001725A (ko) | 디코오드 논리를 갖는 디지탈 직렬 인터페이스 | |
JPS5480661A (en) | Clock pick up circuit | |
JPS5472647A (en) | Synchronous processing system for multiple logical device | |
JPS567143A (en) | Data converting circuit | |
JPS5682926A (en) | Hang detecting circuit | |
JPS5494863A (en) | Decoding circuit | |
JPS56111312A (en) | Wave detecting circuit |