JPS5592956A - Fault detection system of information processing system - Google Patents

Fault detection system of information processing system

Info

Publication number
JPS5592956A
JPS5592956A JP16523278A JP16523278A JPS5592956A JP S5592956 A JPS5592956 A JP S5592956A JP 16523278 A JP16523278 A JP 16523278A JP 16523278 A JP16523278 A JP 16523278A JP S5592956 A JPS5592956 A JP S5592956A
Authority
JP
Japan
Prior art keywords
data
read
bfm
control circuit
flag bit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP16523278A
Other languages
Japanese (ja)
Other versions
JPS5945314B2 (en
Inventor
Shinichi Ito
Takashi Nara
Yuji Tokunaga
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP53165232A priority Critical patent/JPS5945314B2/en
Publication of JPS5592956A publication Critical patent/JPS5592956A/en
Publication of JPS5945314B2 publication Critical patent/JPS5945314B2/en
Expired legal-status Critical Current

Links

Abstract

PURPOSE: To detect immediately the fault occurrence of a control circuit as to buffer memory BFM by providing a flag bit to each group of data stored in BFM, and then by supervising the flag bit by a central controller.
CONSTITUTION: Sense matrix SMX is read and right before data are stored in buffer memory BMF, flag bit FB is set to "1" at the initial address of write data W- DT. When FB of data R-DT read out from central controller (CC) is "1", it is considered to be correct data and a read process is advanced. Then, this FB is reset to "0" by reset circuit RS. Since the read period of CC is shorter than the write period of BFM, "1" can be read from FB all the time as far as a control circuit for BFM is normal. If this control circuit gets out of order, BF has a part where no data are periodically written and may become "0" in data read operation. In this case, error detection circuit ED provides fault detection.
COPYRIGHT: (C)1980,JPO&Japio
JP53165232A 1978-12-31 1978-12-31 Failure detection method for information processing systems Expired JPS5945314B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP53165232A JPS5945314B2 (en) 1978-12-31 1978-12-31 Failure detection method for information processing systems

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP53165232A JPS5945314B2 (en) 1978-12-31 1978-12-31 Failure detection method for information processing systems

Publications (2)

Publication Number Publication Date
JPS5592956A true JPS5592956A (en) 1980-07-14
JPS5945314B2 JPS5945314B2 (en) 1984-11-05

Family

ID=15808361

Family Applications (1)

Application Number Title Priority Date Filing Date
JP53165232A Expired JPS5945314B2 (en) 1978-12-31 1978-12-31 Failure detection method for information processing systems

Country Status (1)

Country Link
JP (1) JPS5945314B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013524325A (en) * 2010-03-31 2013-06-17 ローベルト ボッシュ ゲゼルシャフト ミット ベシュレンクテル ハフツング Method for inspecting signal activity and module activity in a timer module, timer module, and control device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013524325A (en) * 2010-03-31 2013-06-17 ローベルト ボッシュ ゲゼルシャフト ミット ベシュレンクテル ハフツング Method for inspecting signal activity and module activity in a timer module, timer module, and control device

Also Published As

Publication number Publication date
JPS5945314B2 (en) 1984-11-05

Similar Documents

Publication Publication Date Title
JPS57105879A (en) Control system for storage device
JPS5539994A (en) Multiprocessor system
JPS5592956A (en) Fault detection system of information processing system
JPS5567999A (en) Memory unit
JPS5557959A (en) On-line recovery control system
JPS563485A (en) Buffer memory device
JPS55131853A (en) Control method for multiple-system electronic computer
JPS5537680A (en) Decentralized control system
JPS5622124A (en) Data transfer system
JPS5663652A (en) Information processing unit
JPS5597604A (en) Output control system for sequence controller
JPS5362939A (en) Common information control system
JPS5688541A (en) Stack control system
JPS5621251A (en) Retrial control system
JPS5687153A (en) Controller for auxiliary memory
JPS5563454A (en) Memory system
JPS54119856A (en) Control system for checkless write-in
JPS55117799A (en) Fault processing system
JPS5372532A (en) Access system for memory unit
JPS5539993A (en) Input-output controller
JPS5542354A (en) Diagnostic system for memory unit
JPS5591044A (en) Microprogram control system
JPS5475230A (en) Logout system for buffer memory
JPS54120550A (en) Fault supervisory system of time-division multi-processor
JPS5693190A (en) Buffer memory control system