JPS5589999A - Memory damp start system - Google Patents
Memory damp start systemInfo
- Publication number
- JPS5589999A JPS5589999A JP16387978A JP16387978A JPS5589999A JP S5589999 A JPS5589999 A JP S5589999A JP 16387978 A JP16387978 A JP 16387978A JP 16387978 A JP16387978 A JP 16387978A JP S5589999 A JPS5589999 A JP S5589999A
- Authority
- JP
- Japan
- Prior art keywords
- damp
- register
- gate
- memory
- address
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Techniques For Improving Reliability Of Storages (AREA)
- Debugging And Monitoring (AREA)
Abstract
PURPOSE: To establish the damp start system in which RAM is not rewritten undesirably, by preventing the restriction from the key board task program at the memory damp start by the key input at the hardware circuit such as registers.
CONSTITUTION: The keyboard 3-2 and the microprocessor 5 are respectively provided with the hardware circuit consisting of the register 18, AND gate 19, damp start address hold register 14, address counter 15 and AND gate 16, and when the power supply is applied by closing the paper feed key 17 of the board 3-2, the output of the gate 19 is inverted and the address of PROM6 for keyboard task performing damp processing of the memory content of the register 14 is stored in the register 15. Further, in response to the program of ROM16 specified accessed with the register 15, RAM7 is rewritten, the processor is started without undesirable restriction of ROM, and damp-out with undesirable rewrite can be avoided.
COPYRIGHT: (C)1980,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP53163879A JPS603217B2 (en) | 1978-12-27 | 1978-12-27 | Memory dump startup method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP53163879A JPS603217B2 (en) | 1978-12-27 | 1978-12-27 | Memory dump startup method |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5589999A true JPS5589999A (en) | 1980-07-08 |
JPS603217B2 JPS603217B2 (en) | 1985-01-26 |
Family
ID=15782515
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP53163879A Expired JPS603217B2 (en) | 1978-12-27 | 1978-12-27 | Memory dump startup method |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS603217B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0196045U (en) * | 1987-12-16 | 1989-06-26 |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0441213Y2 (en) * | 1987-03-20 | 1992-09-28 |
-
1978
- 1978-12-27 JP JP53163879A patent/JPS603217B2/en not_active Expired
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0196045U (en) * | 1987-12-16 | 1989-06-26 | ||
JPH0524997Y2 (en) * | 1987-12-16 | 1993-06-24 |
Also Published As
Publication number | Publication date |
---|---|
JPS603217B2 (en) | 1985-01-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS54107645A (en) | Information processor | |
JPS5436138A (en) | Direct memory access system | |
JPS5589999A (en) | Memory damp start system | |
JPS54117640A (en) | Memory address designation system | |
JPS5544662A (en) | Input/output program control unit | |
JPS5563442A (en) | Address set control system | |
JPS55108057A (en) | Duplex control unit | |
JPS5532192A (en) | Information processing device | |
JPS5587359A (en) | Information transfer device | |
JPS5591034A (en) | Fault detection system | |
JPS54156434A (en) | Jump system between pages | |
JPS5583941A (en) | Microprogram system | |
JPS5576446A (en) | Pre-fetch control system | |
JPS5563455A (en) | Memory system | |
JPS5525106A (en) | Main memory control system | |
JPS51112245A (en) | Monitor control system of electronic computer organization | |
JPS5617446A (en) | Microcomputer | |
JPS5528182A (en) | Information processing unit | |
JPS54152440A (en) | Microprogram controller | |
JPS5638626A (en) | Address conversion apparatus | |
JPS5452951A (en) | Processor | |
JPS5282039A (en) | Display control | |
JPS5617402A (en) | Programmable sequence controller | |
JPS5566029A (en) | Debug unit | |
JPS5452430A (en) | Address switching unit |