JPS5583902A - Sequence control circuit - Google Patents
Sequence control circuitInfo
- Publication number
- JPS5583902A JPS5583902A JP15627178A JP15627178A JPS5583902A JP S5583902 A JPS5583902 A JP S5583902A JP 15627178 A JP15627178 A JP 15627178A JP 15627178 A JP15627178 A JP 15627178A JP S5583902 A JPS5583902 A JP S5583902A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- output
- reading
- circuit
- become
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
PURPOSE: To inhibit the reading in the time sector during which the decision of information is impossible by giving the delay of a fixed time to both the order reading signal and the address reading signal, thus realizing the interchange for PROM or the like.
CONSTITUTION: When synchronous signal CLK is inverted from 1W0, the signal approximating gradually to 1 with the fixed time constant is supplied to input terminal 16. Then the output of AND circuits 11 and 17 become 1 when the signal supplied to terminal 15 reaches the threshold level, and become 0 when signal CLK turns to 1 respectively. These output are then used as the address reading signals. Then the output of NOT circuit 19 becomes 0 when the synchronous signal becomes 1. In the same way, the order reading signal obtained from the output of AND circuit 26 is delayed by time T1 via the synchronous signal.
COPYRIGHT: (C)1980,JPO&Japio
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15627178A JPS5583902A (en) | 1978-12-20 | 1978-12-20 | Sequence control circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15627178A JPS5583902A (en) | 1978-12-20 | 1978-12-20 | Sequence control circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS5583902A true JPS5583902A (en) | 1980-06-24 |
Family
ID=15624155
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP15627178A Pending JPS5583902A (en) | 1978-12-20 | 1978-12-20 | Sequence control circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5583902A (en) |
-
1978
- 1978-12-20 JP JP15627178A patent/JPS5583902A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS5690483A (en) | Address buffer circuit | |
| JPS5737925A (en) | High-speed hadamard converter | |
| JPS5583902A (en) | Sequence control circuit | |
| JPS5583903A (en) | Sequence control circuit | |
| JPS5563123A (en) | Phase control circuit | |
| JPS5415620A (en) | Buffer memory unit | |
| JPS5489521A (en) | Synthesizer for recording picture signal | |
| JPS52106625A (en) | Reflexion special effective unit | |
| JPS5376815A (en) | Magnetic recorder/reproducer | |
| JPS52110531A (en) | Memory unit | |
| JPS51146869A (en) | Peak tracking circuit | |
| JPS5374500A (en) | Control circuit of automatic vending machine | |
| JPS52131411A (en) | Decoding and record control system for picture signal | |
| JPS5217732A (en) | Integrated circuit unit | |
| JPS5244125A (en) | Variable length interface circuit | |
| JPS56140600A (en) | Reader for read-only memory | |
| JPS554686A (en) | Microprogram control unit | |
| JPS5275236A (en) | Signal processing circuit | |
| JPS5512567A (en) | Memory protection circuit | |
| JPS52107744A (en) | Program control order circuit | |
| JPS5523540A (en) | Control unit selection system | |
| JPS57164493A (en) | Read-only memory integrated circuit | |
| JPS5368138A (en) | Interrupt priority determining circuit | |
| JPS6416013A (en) | Clock distribution circuit | |
| JPS5736331A (en) | Bus line device |