JPS5574620A - Noise suppression system for data bus - Google Patents
Noise suppression system for data busInfo
- Publication number
- JPS5574620A JPS5574620A JP14932978A JP14932978A JPS5574620A JP S5574620 A JPS5574620 A JP S5574620A JP 14932978 A JP14932978 A JP 14932978A JP 14932978 A JP14932978 A JP 14932978A JP S5574620 A JPS5574620 A JP S5574620A
- Authority
- JP
- Japan
- Prior art keywords
- clp
- lines
- data bus
- circuit
- low level
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Detection And Prevention Of Errors In Transmission (AREA)
- Small-Scale Networks (AREA)
- Noise Elimination (AREA)
- Bus Control (AREA)
Abstract
PURPOSE: To reject the noise on the data bus, by keeping the tag line which is made active with the drive circuit, at the active level potential compulsively for the time not in excess of the continuity time of signal over the entire lines.
CONSTITUTION: The processor 1 and the main memories 21, 22... are connected to the data bus consisting of the tag line 32 and the data lines (not shown). The reception circuit R and the drive circuit D connected to the tag lines of each memory are provided with the low level clamp circuits CLP1, CLP2. After the low level active input signal is incoming to the input of the reception circuit R, the clamp CLP1 clamps the tag lines at low level for the set time of the monostable circuit MM1. The clamp circuit CLP2 acts similarly and similar operation is made at other memories, it is stable to the noise from the data lines.
COPYRIGHT: (C)1980,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP53149329A JPS589446B2 (en) | 1978-11-30 | 1978-11-30 | Data bus noise suppression method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP53149329A JPS589446B2 (en) | 1978-11-30 | 1978-11-30 | Data bus noise suppression method |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5574620A true JPS5574620A (en) | 1980-06-05 |
JPS589446B2 JPS589446B2 (en) | 1983-02-21 |
Family
ID=15472722
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP53149329A Expired JPS589446B2 (en) | 1978-11-30 | 1978-11-30 | Data bus noise suppression method |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS589446B2 (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60230473A (en) * | 1984-04-28 | 1985-11-15 | ホリ−株式会社 | Suspension type scaffold apparatus |
JPS62133251A (en) * | 1985-12-03 | 1987-06-16 | 三井建設株式会社 | Moving suspension scaffold |
-
1978
- 1978-11-30 JP JP53149329A patent/JPS589446B2/en not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPS589446B2 (en) | 1983-02-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ES8402091A1 (en) | Multiprocessing interrupt arrangement | |
KR910017809A (en) | Digital signal processor | |
JPS5574620A (en) | Noise suppression system for data bus | |
JPS5326632A (en) | Common memory control unit | |
JPS53102635A (en) | Access system for memory unit | |
JPS5593235A (en) | Integrated circuit | |
JPS5723132A (en) | Acquisition system for priority right of interruption | |
JPS51118335A (en) | Partly writing system | |
JPS57207956A (en) | Data branching and joining circuit | |
JPS5589985A (en) | Semiconductor memory unit | |
JPS5566041A (en) | Extension system of storage capacity | |
ZA795635B (en) | A data transmission exchange | |
JPS5512541A (en) | Compensation system for open wire | |
JPS559278A (en) | Constitution system of bus line for information processor | |
JPS5543636A (en) | Digital device | |
JPS5690348A (en) | Interruption control system | |
JPS5570172A (en) | Two-dimensional sequential coding system | |
JPS567129A (en) | Device selection circuit | |
JPS54104247A (en) | Information processing system | |
JPS5576422A (en) | Terminal unit | |
JPS5348431A (en) | Connection system of in-use and standby circuit | |
JPS54150935A (en) | Memory switching device | |
JPS57143653A (en) | Memory sequence switching circuit | |
JPS55159265A (en) | Information processor | |
JPS5523540A (en) | Control unit selection system |