JPS5568761A - Digital signal transmission system - Google Patents

Digital signal transmission system

Info

Publication number
JPS5568761A
JPS5568761A JP14237678A JP14237678A JPS5568761A JP S5568761 A JPS5568761 A JP S5568761A JP 14237678 A JP14237678 A JP 14237678A JP 14237678 A JP14237678 A JP 14237678A JP S5568761 A JPS5568761 A JP S5568761A
Authority
JP
Japan
Prior art keywords
ternary
signal
digital signals
bits
check bit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP14237678A
Other languages
Japanese (ja)
Inventor
Nobuyuki Fujikura
Makoto Nomi
Koichi Ihara
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP14237678A priority Critical patent/JPS5568761A/en
Priority to SE7813424A priority patent/SE7813424L/en
Priority to GB7901720A priority patent/GB2014401B/en
Priority to FR7901199A priority patent/FR2423016A1/en
Priority to DE2902133A priority patent/DE2902133C3/en
Publication of JPS5568761A publication Critical patent/JPS5568761A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40—Transmitting circuits; Receiving circuits
    • H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
    • H04L25/4917—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using multilevel codes
    • H04L25/4923—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using multilevel codes using ternary codes
    • H04L25/4925—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using multilevel codes using ternary codes using balanced bipolar ternary codes

Landscapes

  • Physics & Mathematics (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Dc Digital Transmission (AREA)

Abstract

PURPOSE:To secure the detection for the signal error without impairing the merit of the transmission band width by forming the digital signal with the signal bit and the check bit for the information to be transmitted and then performing the ternary operation for all digital signals. CONSTITUTION:Two levels corresponding to code 1 and 0 of the digital signals are provided along with 3rd level phi featuring the different value from those two value. And in case the same code continues more than 2 in the digital signals, the levels corresponding to the codes plus 3rd level phi are transmitted alternately. Thus the transmission system is realized with signal bits b1-b8 necessary for transmission of the digital signals plus check bit c. Then bits b1-b8 of the signal part sent from the input terminal are applied in parallel to multi-input ternary addition circuit 1 to perform the addition of codes 1, phi and 0. The addition result bn is supplied to ternary comparator 3, ternary gate circuit 7 and code converter 13 each, and then the ternary operation is given to all bits b1-b8 to form check bit c.
JP14237678A 1978-01-20 1978-11-20 Digital signal transmission system Pending JPS5568761A (en)

Priority Applications (5)

Application Number Priority Date Filing Date Title
JP14237678A JPS5568761A (en) 1978-11-20 1978-11-20 Digital signal transmission system
SE7813424A SE7813424L (en) 1978-01-20 1978-12-29 METHOD AND APPARATUS EQUIPMENT FOR DATA COMMUNICATION
GB7901720A GB2014401B (en) 1978-01-20 1979-01-17 Data communication system
FR7901199A FR2423016A1 (en) 1978-01-20 1979-01-18 DATA COMMUNICATION METHOD AND APPARATUS
DE2902133A DE2902133C3 (en) 1978-01-20 1979-01-19 Method and device for the transmission of binary-coded data words

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14237678A JPS5568761A (en) 1978-11-20 1978-11-20 Digital signal transmission system

Publications (1)

Publication Number Publication Date
JPS5568761A true JPS5568761A (en) 1980-05-23

Family

ID=15313932

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14237678A Pending JPS5568761A (en) 1978-01-20 1978-11-20 Digital signal transmission system

Country Status (1)

Country Link
JP (1) JPS5568761A (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3305634A (en) * 1963-06-17 1967-02-21 Gen Signal Corp System and method of code communication
JPS5013046A (en) * 1973-06-04 1975-02-10

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3305634A (en) * 1963-06-17 1967-02-21 Gen Signal Corp System and method of code communication
JPS5013046A (en) * 1973-06-04 1975-02-10

Similar Documents

Publication Publication Date Title
JPS55117336A (en) Logic circuit
ATE28017T1 (en) DEVICE FOR ENCRYPTION OF DIGITAL SIGNALS, WHICH CONTAINS ONE OR MORE DES CIRCUITS.
JPS5568761A (en) Digital signal transmission system
GB1200680A (en) Electrical data transmission system
JPS5592054A (en) Unique word detection circuit
JPS5530212A (en) Logical-operation type digital compander
JPS5666947A (en) Data transmission method
JPS5627457A (en) Parity prediction system of shifter
KR910700469A (en) Digital distance correlator
SU1508203A1 (en) Binary encoder
ES318469A1 (en) Binary to multilevel conversion by combining redundant information signal with transition encoded information signal
SU1238056A1 (en) Device for comparing n-bit binary numbers
GB1528954A (en) Digital attenuator
SU1442988A1 (en) Combination adder
GB1390052A (en) Number squaring apparatus
SU658758A1 (en) Arrangement for detecting while receiving a pseudoternary signal
IT1083103B (en) Parallel D:A converter for eight bit PCM words - has resistor weighting network and switches coupled to exclusive OR gates
SU652567A1 (en) Correlator
SU694859A1 (en) Device for comparing two n-digit binary numbers
SU424142A1 (en) DEVICE COMPARISON OF TWO NUMBERS IN DIGITAL CODE
SU800991A1 (en) Device for subtracting from binary number of permanent code,equal to two
SU1206771A2 (en) Device for adding in redundant octal notation
ES360319A1 (en) Transmission of asynchronous telegraphic signals
JPS5730177A (en) Address converter
JPS575430A (en) Binary coded decimal converter