JPS5547548A - Memory employing and managing system - Google Patents
Memory employing and managing systemInfo
- Publication number
- JPS5547548A JPS5547548A JP12655079A JP12655079A JPS5547548A JP S5547548 A JPS5547548 A JP S5547548A JP 12655079 A JP12655079 A JP 12655079A JP 12655079 A JP12655079 A JP 12655079A JP S5547548 A JPS5547548 A JP S5547548A
- Authority
- JP
- Japan
- Prior art keywords
- memory
- bits
- attribute
- accommodated
- entry
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Multi Processors (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Abstract
PURPOSE: To select the discharged information easily by providing two shift registers corresponding to the respective bit in the respective entry in the table in the processor in which a part of the information showing the attribute of the data in the memory is accommodated.
CONSTITUTION: The information showing the attribute of the respective data in the memory 6 in the table 50 in the memory controller 5 is accommodated. When the data 61 in the memory 6 is made access by the processors 1W4, the first register's bit corresponding to the entry of the tables 10W40 in the processors 1W4 in which the information showing the attribute is accommodated is set at "1". When the bits more than a predetermined number become "1", all the bits are transmitted to the second register and all the bits are made to be 0. Then, one content of the entry corresponding to the bit in which both the bits corresponding to the first and the second registers become "0" is adapted to be discharged.
COPYRIGHT: (C)1980,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP54126550A JPS5833968B2 (en) | 1979-10-01 | 1979-10-01 | Memory usage management method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP54126550A JPS5833968B2 (en) | 1979-10-01 | 1979-10-01 | Memory usage management method |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP50065539A Division JPS51141544A (en) | 1975-05-31 | 1975-05-31 | Method of memory utilization control |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5547548A true JPS5547548A (en) | 1980-04-04 |
JPS5833968B2 JPS5833968B2 (en) | 1983-07-23 |
Family
ID=14937942
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP54126550A Expired JPS5833968B2 (en) | 1979-10-01 | 1979-10-01 | Memory usage management method |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5833968B2 (en) |
-
1979
- 1979-10-01 JP JP54126550A patent/JPS5833968B2/en not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPS5833968B2 (en) | 1983-07-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS57105879A (en) | Control system for storage device | |
JPS52130246A (en) | Memory access control system | |
JPS54142950A (en) | Data transfer system | |
JPS5487130A (en) | Conventional register access system | |
JPS5547548A (en) | Memory employing and managing system | |
JPS5487148A (en) | Data processing system by multiplex processor | |
JPS55115151A (en) | Duplex system | |
JPS5424553A (en) | Control system for data transfer | |
JPS57125427A (en) | Circuit for transmitting simultaneously command signal | |
JPS5621245A (en) | Detection system of address coincidence system | |
JPS55108068A (en) | Memory control system | |
JPS5289438A (en) | Request selection device | |
JPS55118170A (en) | Memory access device | |
JPS5750378A (en) | Control system of data processor | |
JPS5372532A (en) | Access system for memory unit | |
JPS5624648A (en) | Information processing system | |
JPS55134463A (en) | Multiprocessor | |
JPS5611531A (en) | Information transfer system | |
JPS5629755A (en) | Testing device for logic circuit | |
JPS52103926A (en) | Multi-port memory | |
JPS52137233A (en) | Computer duplex system | |
JPS52103927A (en) | Multi-port memory | |
JPS5544657A (en) | Decentralized control system | |
JPS55138148A (en) | Microprogram memory unit | |
JPS5487024A (en) | Data processor |