JPS5538611A - Memory circuit - Google Patents
Memory circuitInfo
- Publication number
- JPS5538611A JPS5538611A JP10879278A JP10879278A JPS5538611A JP S5538611 A JPS5538611 A JP S5538611A JP 10879278 A JP10879278 A JP 10879278A JP 10879278 A JP10879278 A JP 10879278A JP S5538611 A JPS5538611 A JP S5538611A
- Authority
- JP
- Japan
- Prior art keywords
- signal line
- bit lines
- coupling
- sense
- sense output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/409—Read-write [R-W] circuits
- G11C11/4091—Sense or sense/refresh amplifiers, or associated sense circuitry, e.g. for coupled bit-line precharging, equalising or isolating
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
Abstract
PURPOSE:To perform refresh operation of low power consumption in safety by amplifying a difference in voltage between a couple of bit lines and then by outputting it as a complementary output to a sense output node. CONSTITUTION:Throught pre-charge signal line (phiP), bit lines D and D' are pre- charged by using transistors TrQP11 and TrQP21. Then, address and dummy address signal lines W and Wd are driven to read pieces of information of a memory cell and dummy cell to bit lines. After those pieces of information are applied to sense output nodes (a) and (a ), separate signal line (phiC) is decreased down to a low potential to turn coupling TrQR11 and QR21 OFF. Next, the sense output nodes are boosted up through coupling capacitors CP11 and CP21 at the same time that activation TrQS1 is turned ON by driving sense activation signal line (phiS). As a result, the level of the H side surpasses a high power potential and the level of the L side decreases down to a low power potential. Then, coupling Tr at the L side turns ON to discharge the bit line at the L side and Tr at the H side never turns ON to hold the charge at the H side.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10879278A JPS5538611A (en) | 1978-09-04 | 1978-09-04 | Memory circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10879278A JPS5538611A (en) | 1978-09-04 | 1978-09-04 | Memory circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5538611A true JPS5538611A (en) | 1980-03-18 |
JPS6156596B2 JPS6156596B2 (en) | 1986-12-03 |
Family
ID=14493587
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP10879278A Granted JPS5538611A (en) | 1978-09-04 | 1978-09-04 | Memory circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5538611A (en) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS56127992A (en) * | 1980-02-11 | 1981-10-07 | Fairchild Camera Instr Co | Method of discriminating logic state of memory cell and sense amplifier |
EP0045215A2 (en) * | 1980-07-29 | 1982-02-03 | Fujitsu Limited | Active pull-up circuit |
EP0056433A2 (en) * | 1981-01-19 | 1982-07-28 | Siemens Aktiengesellschaft | Reading circuit for a monolithic integrated semiconductor memory |
US4542484A (en) * | 1981-08-05 | 1985-09-17 | Nippon Electric Co., Ltd. | Sense amplifier with high speed, stabilized read-out |
USRE37593E1 (en) | 1988-06-17 | 2002-03-19 | Hitachi, Ltd. | Large scale integrated circuit with sense amplifier circuits for low voltage operation |
USRE40132E1 (en) | 1988-06-17 | 2008-03-04 | Elpida Memory, Inc. | Large scale integrated circuit with sense amplifier circuits for low voltage operation |
JP2008234829A (en) * | 2004-03-08 | 2008-10-02 | Fujitsu Ltd | Semiconductor memory |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0524237Y2 (en) * | 1986-06-06 | 1993-06-21 | ||
JPH0527037Y2 (en) * | 1986-09-12 | 1993-07-08 | ||
JPS63105900U (en) * | 1986-12-26 | 1988-07-08 | ||
JP2008269785A (en) * | 2008-07-04 | 2008-11-06 | Renesas Technology Corp | Semiconductor memory device |
-
1978
- 1978-09-04 JP JP10879278A patent/JPS5538611A/en active Granted
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS56127992A (en) * | 1980-02-11 | 1981-10-07 | Fairchild Camera Instr Co | Method of discriminating logic state of memory cell and sense amplifier |
EP0045215A2 (en) * | 1980-07-29 | 1982-02-03 | Fujitsu Limited | Active pull-up circuit |
EP0056433A2 (en) * | 1981-01-19 | 1982-07-28 | Siemens Aktiengesellschaft | Reading circuit for a monolithic integrated semiconductor memory |
US4542484A (en) * | 1981-08-05 | 1985-09-17 | Nippon Electric Co., Ltd. | Sense amplifier with high speed, stabilized read-out |
USRE37593E1 (en) | 1988-06-17 | 2002-03-19 | Hitachi, Ltd. | Large scale integrated circuit with sense amplifier circuits for low voltage operation |
USRE40132E1 (en) | 1988-06-17 | 2008-03-04 | Elpida Memory, Inc. | Large scale integrated circuit with sense amplifier circuits for low voltage operation |
JP2008234829A (en) * | 2004-03-08 | 2008-10-02 | Fujitsu Ltd | Semiconductor memory |
Also Published As
Publication number | Publication date |
---|---|
JPS6156596B2 (en) | 1986-12-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6469546B2 (en) | Sense amplifier circuit | |
JPS5538611A (en) | Memory circuit | |
JPS5572863A (en) | Sense amplifier | |
EP0398245A3 (en) | Dynamic type random-access memory | |
JPS5758298A (en) | Semiconductor storage device | |
CN105340018A (en) | Semiconductor storage device | |
JPS5914827B2 (en) | address selection system | |
JPS58122692A (en) | Active boosting circuit | |
US4291393A (en) | Active refresh circuit for dynamic MOS circuits | |
JPS5625292A (en) | Memory circuit | |
KR950014256B1 (en) | Semiconductor memory device using low source voltage | |
JPS5693178A (en) | Semiconductor memory device | |
JPS5641593A (en) | Semiconductor memory unit | |
JPS54100233A (en) | Integrated memory | |
JPS63308792A (en) | Semiconductor storage device | |
JPS5493335A (en) | Decoder circuit | |
JPS5778695A (en) | Semiconductor storage device | |
JP2004039105A (en) | Semiconductor memory | |
JPS5512576A (en) | Integrated memory cell | |
JPS62140294A (en) | Driving system for word line and dummy word line of semiconductor memory | |
JPS55153194A (en) | Integrated semiconductor memory unit | |
JPS5641592A (en) | Semiconductor memory unit | |
JPS5647988A (en) | Semiconductor memory device | |
KR930011353B1 (en) | Double boosting circuit of dram wordline | |
JPS6326897A (en) | Semiconductor memory device |