JPS55159644A - Multiplex delay unit - Google Patents

Multiplex delay unit

Info

Publication number
JPS55159644A
JPS55159644A JP6761779A JP6761779A JPS55159644A JP S55159644 A JPS55159644 A JP S55159644A JP 6761779 A JP6761779 A JP 6761779A JP 6761779 A JP6761779 A JP 6761779A JP S55159644 A JPS55159644 A JP S55159644A
Authority
JP
Japan
Prior art keywords
delay unit
demultiplexer
synchronism
multiplexer
varied
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP6761779A
Other languages
Japanese (ja)
Inventor
Hiroyuki Miyazaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NIPPON HAMONDO KK
Original Assignee
NIPPON HAMONDO KK
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NIPPON HAMONDO KK filed Critical NIPPON HAMONDO KK
Priority to JP6761779A priority Critical patent/JPS55159644A/en
Publication of JPS55159644A publication Critical patent/JPS55159644A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/10—Arrangements for reducing cross-talk between channels

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)

Abstract

PURPOSE:To avoid the cross talk from being produced to two signals in time sharing multiplex even if the delay time is varied, by operating the multiplexer, demultiplexer and delay unit with synchronism. CONSTITUTION:Two signals A1, A2 are in time sharing and multiplex with the multiplexer M1, and the resultant signal A3 is delayed at the delay unit D1, and the delayed signal A3' is fed to the demultiplexer M2. The control signal T1 and the clock pulse T2 of the unit D1 are produced from a clock generator G1 with synchronism. Thus, the multiplexer M1, demultiplexer M2 and delay unit D1 are operated with synchronism, and if the delay time is varied, that is, the pulse T2 is varied, no cross talk is produced in the signals A1 and A2.
JP6761779A 1979-05-30 1979-05-30 Multiplex delay unit Pending JPS55159644A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6761779A JPS55159644A (en) 1979-05-30 1979-05-30 Multiplex delay unit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6761779A JPS55159644A (en) 1979-05-30 1979-05-30 Multiplex delay unit

Publications (1)

Publication Number Publication Date
JPS55159644A true JPS55159644A (en) 1980-12-11

Family

ID=13350100

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6761779A Pending JPS55159644A (en) 1979-05-30 1979-05-30 Multiplex delay unit

Country Status (1)

Country Link
JP (1) JPS55159644A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2001043125A3 (en) * 1999-12-10 2001-11-29 Koninkl Philips Electronics Nv Device for scanning a rotating information carrier

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2001043125A3 (en) * 1999-12-10 2001-11-29 Koninkl Philips Electronics Nv Device for scanning a rotating information carrier

Similar Documents

Publication Publication Date Title
AU512117B2 (en) Refining raw sugar liquor
JPS55159644A (en) Multiplex delay unit
JPS5253619A (en) Phase adjuster
JPS5611528A (en) Switching control circuit of different period clock
JPS547816A (en) Phase synchronous system
JPS5634267A (en) Synchronizing circuit
JPS53110436A (en) Logic circuit for asynchronous signal synchronization
JPS57112148A (en) System for multiplexing digital signal
AU543750B2 (en) Composite timing signal generator
JPS53107209A (en) Various-signal transmission system of time-division exchange
JPS57168545A (en) Controlling system for frame ttransfer phase
JPS5416945A (en) Signal transmission system
JPS5428106A (en) Pre-emphasis system
JPS5482942A (en) Phase control system of clock signal
JPS53144610A (en) Digital signal transmission line system
JPS53123609A (en) Sound signal level control system
JPS5412664A (en) Pulse generating system
JPS53119604A (en) Transmission system for control signal of key telephone set
JPS5793723A (en) Phase alteration system
JPS6453651A (en) By-pass device
JPS54152828A (en) Clock synchronous control system
JPS52132284A (en) Control signal generating system
JPS645239A (en) Remote loopback equipment
JPS5390580A (en) Adjustment control system
JPS5441655A (en) Frequency divider for high frequency