JPS6453651A - By-pass device - Google Patents
By-pass deviceInfo
- Publication number
- JPS6453651A JPS6453651A JP21097787A JP21097787A JPS6453651A JP S6453651 A JPS6453651 A JP S6453651A JP 21097787 A JP21097787 A JP 21097787A JP 21097787 A JP21097787 A JP 21097787A JP S6453651 A JPS6453651 A JP S6453651A
- Authority
- JP
- Japan
- Prior art keywords
- data
- time
- pass
- delaying
- counter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Small-Scale Networks (AREA)
Abstract
PURPOSE:To assure the continuity of data and to execute the by-pass without delaying, by providing a second by-pass route not accompanied by the delaying. CONSTITUTION:At a time t0, a first by-pass route 2 is connected to a ring- shaped bus 8, and at a time t1, the delaying of data D1 is executed. At a time tN+1, the data D1 are outputted to the ring-shaped bus 8 through the delaying for the prescribed number of words and simultaneously, a flag pattern continuous counter 6 counts a contrinuous receiving detectingsignal N-2 times. At a time tN+2, data D2 are outputted to the bus 8, and on the other hand, the counter 6 counts N-1 times. At time tN+3, the counter 6 counts N times, a by- pass switching signal is outputted from the counter 6 and a by-pass route is switched to a second by-pass route 3. Thereafter, the output is executed from data D3 to the bus 8 without delay.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP21097787A JPH0687563B2 (en) | 1987-08-24 | 1987-08-24 | Bypass device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP21097787A JPH0687563B2 (en) | 1987-08-24 | 1987-08-24 | Bypass device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6453651A true JPS6453651A (en) | 1989-03-01 |
JPH0687563B2 JPH0687563B2 (en) | 1994-11-02 |
Family
ID=16598262
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP21097787A Expired - Lifetime JPH0687563B2 (en) | 1987-08-24 | 1987-08-24 | Bypass device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0687563B2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0433438A (en) * | 1990-05-30 | 1992-02-04 | Fujitsu Ltd | Transmission line changeover system for local area network |
US7880806B2 (en) | 2005-04-14 | 2011-02-01 | Sony Corporation | Imaging operation controller |
-
1987
- 1987-08-24 JP JP21097787A patent/JPH0687563B2/en not_active Expired - Lifetime
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0433438A (en) * | 1990-05-30 | 1992-02-04 | Fujitsu Ltd | Transmission line changeover system for local area network |
US7880806B2 (en) | 2005-04-14 | 2011-02-01 | Sony Corporation | Imaging operation controller |
Also Published As
Publication number | Publication date |
---|---|
JPH0687563B2 (en) | 1994-11-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5511625A (en) | Multiplying device | |
JPS6453651A (en) | By-pass device | |
JPS53139456A (en) | Clock driver circuit | |
JPS56159726A (en) | Bus request processor | |
JPS57125425A (en) | System for information transmission | |
JPS5361237A (en) | Multiplexed system for electric charge | |
JPS5627429A (en) | Bus control system | |
JPS5723132A (en) | Acquisition system for priority right of interruption | |
JPS5798040A (en) | Comparator for serial magnitude | |
JPS524108A (en) | Time division multiplex signal transmission system | |
JPS5566131A (en) | Integrated circuit | |
JPS5396605A (en) | Data transmission system | |
JPS54162419A (en) | Data input device | |
JPS57154959A (en) | Microprocessor device | |
JPS5761328A (en) | Detection circuit of coincidence of changing point of two kinds of clock signal | |
JPS5511624A (en) | Holding device of multiple selection signal | |
JPS57207869A (en) | Digitizing instantaneous frequency measuring device | |
JPS5793737A (en) | Digital hybrid circuit | |
JPS57191746A (en) | Input and output device | |
JPS54114935A (en) | Bus scramble circuit | |
JPS5760758A (en) | Data transfer system | |
JPS57134734A (en) | Bus switching device in electronic computer system | |
JPS5464940A (en) | Clock distribution circuit | |
JPS5674753A (en) | Concurrence processing circuit | |
JPS5437453A (en) | Delay device |