JPS55145449A - Multiplex circuit - Google Patents

Multiplex circuit

Info

Publication number
JPS55145449A
JPS55145449A JP5305479A JP5305479A JPS55145449A JP S55145449 A JPS55145449 A JP S55145449A JP 5305479 A JP5305479 A JP 5305479A JP 5305479 A JP5305479 A JP 5305479A JP S55145449 A JPS55145449 A JP S55145449A
Authority
JP
Japan
Prior art keywords
circuit
circuits
address
multiplexed
deliver
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP5305479A
Other languages
English (en)
Other versions
JPS5846095B2 (ja
Inventor
Haruo Tsuda
Takayuki Okino
Toshio Iyota
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP5305479A priority Critical patent/JPS5846095B2/ja
Publication of JPS55145449A publication Critical patent/JPS55145449A/ja
Publication of JPS5846095B2 publication Critical patent/JPS5846095B2/ja
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/062—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers
    • H04J3/0626—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers plesiochronous multiplexing systems, e.g. plesiochronous digital hierarchy [PDH], jitter attenuators
    • H04J3/0629—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers plesiochronous multiplexing systems, e.g. plesiochronous digital hierarchy [PDH], jitter attenuators in a network, e.g. in combination with switching or multiplexing, slip buffers

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
JP5305479A 1979-04-28 1979-04-28 多重化回路 Expired JPS5846095B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5305479A JPS5846095B2 (ja) 1979-04-28 1979-04-28 多重化回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5305479A JPS5846095B2 (ja) 1979-04-28 1979-04-28 多重化回路

Publications (2)

Publication Number Publication Date
JPS55145449A true JPS55145449A (en) 1980-11-13
JPS5846095B2 JPS5846095B2 (ja) 1983-10-14

Family

ID=12932136

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5305479A Expired JPS5846095B2 (ja) 1979-04-28 1979-04-28 多重化回路

Country Status (1)

Country Link
JP (1) JPS5846095B2 (ja)

Also Published As

Publication number Publication date
JPS5846095B2 (ja) 1983-10-14

Similar Documents

Publication Publication Date Title
JPH07264222A (ja) パスプロテクションスイッチ装置
US4894821A (en) Time division switching system with time slot alignment circuitry
JPS55145449A (en) Multiplex circuit
GB1510760A (en) Demultiplexers
JPS6188626A (ja) 時分割多重信号生成回路
JPS58181346A (ja) デ−タ多重化回路
KR940010201B1 (ko) 전송장치의 병렬처리 방식에 의한 ds3/ds4 신호의 다중화 회로
JPS5789369A (en) Forming system for time division multiplex channel
JPS6125340A (ja) 速度変換回路
KR0168921B1 (ko) 동기식 전송시스템에서 시험액세스를 위한 24x3교차 스위치 회로
JPS554111A (en) Control signal transmission system
JPS5550799A (en) Band zone separately synchronizing alignment system
JP2655611B2 (ja) 多重分離装置
JPS6331979B2 (ja)
JPH0775340B2 (ja) ディジタル信号の多重化装置
JPS554633A (en) Timing information transmission system
JPS60142639A (ja) デ−タ分離回路
JPS57111728A (en) Multiscanning device
JPH0712163B2 (ja) 多重化マルチフレ−ム同期回路
JPH01226233A (ja) チャネル信号割当装置
JPS6125398A (ja) ル−プ状デイジタル通信路の分岐插入装置
KR880002379A (ko) 고해상도 tv 수상기용 2배 주사 보간 장치
JPH0712167B2 (ja) ディジタル時分割多重化装置
JPH0342838B2 (ja)
JPS54137244A (en) Graphic display unit