JPS5550799A - Band zone separately synchronizing alignment system - Google Patents

Band zone separately synchronizing alignment system

Info

Publication number
JPS5550799A
JPS5550799A JP12426978A JP12426978A JPS5550799A JP S5550799 A JPS5550799 A JP S5550799A JP 12426978 A JP12426978 A JP 12426978A JP 12426978 A JP12426978 A JP 12426978A JP S5550799 A JPS5550799 A JP S5550799A
Authority
JP
Japan
Prior art keywords
synchronizing
output
memory
address
bearable
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP12426978A
Other languages
Japanese (ja)
Other versions
JPS5740715B2 (en
Inventor
Takemi Arita
Kenji Miyayasu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP12426978A priority Critical patent/JPS5550799A/en
Publication of JPS5550799A publication Critical patent/JPS5550799A/en
Publication of JPS5740715B2 publication Critical patent/JPS5740715B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q11/00—Selecting arrangements for multiplex systems
    • H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)

Abstract

PURPOSE:To easily add or change the bearable rate or the synchronizing pattern by using the memory prepared every fixed speed band zone to carry out the synchronizing alignment and at the same time rewriting the data of the memory. CONSTITUTION:The input highway is multiplexed by the multiplexing circuit 103 and the synchronizing processing portion 401 receiving the frame synchronizing information of F bit from the output thereof is provided. It is operated by the output of the clock generator 109 and in accordance with the output of the channel address generator 402 generating the channel address every fixed speed band, the address access to the address control memory 106 and the data buffer 105 is formed. Therefore, there is no requisition for providing the frame detecting circuit every highway, nor the necessity for selecting the counter correspondingly to the bearable rate, so the economic construction can be produced.
JP12426978A 1978-10-09 1978-10-09 Band zone separately synchronizing alignment system Granted JPS5550799A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP12426978A JPS5550799A (en) 1978-10-09 1978-10-09 Band zone separately synchronizing alignment system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP12426978A JPS5550799A (en) 1978-10-09 1978-10-09 Band zone separately synchronizing alignment system

Publications (2)

Publication Number Publication Date
JPS5550799A true JPS5550799A (en) 1980-04-12
JPS5740715B2 JPS5740715B2 (en) 1982-08-30

Family

ID=14881149

Family Applications (1)

Application Number Title Priority Date Filing Date
JP12426978A Granted JPS5550799A (en) 1978-10-09 1978-10-09 Band zone separately synchronizing alignment system

Country Status (1)

Country Link
JP (1) JPS5550799A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57189893A (en) * 1981-05-20 1982-11-22 Fuji Photo Film Co Ltd Duplication of optical information
JPS6239928A (en) * 1985-08-15 1987-02-20 Mitsubishi Electric Corp Digital data multiplexer
JPH024070A (en) * 1988-06-21 1990-01-09 Fujitsu Ltd System for controlling communication data destination

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57189893A (en) * 1981-05-20 1982-11-22 Fuji Photo Film Co Ltd Duplication of optical information
JPS6239928A (en) * 1985-08-15 1987-02-20 Mitsubishi Electric Corp Digital data multiplexer
JPH024070A (en) * 1988-06-21 1990-01-09 Fujitsu Ltd System for controlling communication data destination

Also Published As

Publication number Publication date
JPS5740715B2 (en) 1982-08-30

Similar Documents

Publication Publication Date Title
JPS5550799A (en) Band zone separately synchronizing alignment system
JPS5317218A (en) Recording method of image signal
JPS5325779A (en) Speed operating method in numeric control unit
JPS543441A (en) High-speed arithmetic system
JPS5432237A (en) High speed processing system of hysteresis information
JPS5384631A (en) Address assigning system of memory unit
JPS5354935A (en) Information converting device
JPS52130245A (en) Control system for information collection memory unit
JPS53139442A (en) Data input process control system
JPS52125240A (en) Data arrangement control system
JPS5442944A (en) Refresh address control system for memory
JPS53121540A (en) Branch address recording system
JPS5344114A (en) Transmission system for character-unit time-division multiplex data
JPS5622295A (en) Memory circuit
JPS547247A (en) Signal process system
JPS5466014A (en) Multiple converter
JPS5310937A (en) Memory system of ic memory recoder
JPS5384537A (en) Data channel unit
JPS5622131A (en) Data input system
JPS52123144A (en) Computer control system using pla (programable logic array)
JPS53121434A (en) Information processor
JPS5336402A (en) Cyclic data transmission system
JPS5333548A (en) Arithmetic control system
JPS53129536A (en) Display system
JPS52149920A (en) Character signal multiplex transmitter