JPS55143634A - Connector among electronic computers - Google Patents

Connector among electronic computers

Info

Publication number
JPS55143634A
JPS55143634A JP5127379A JP5127379A JPS55143634A JP S55143634 A JPS55143634 A JP S55143634A JP 5127379 A JP5127379 A JP 5127379A JP 5127379 A JP5127379 A JP 5127379A JP S55143634 A JPS55143634 A JP S55143634A
Authority
JP
Japan
Prior art keywords
computers
data
read
stored
computer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP5127379A
Other languages
Japanese (ja)
Inventor
Shigeo Fujita
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP5127379A priority Critical patent/JPS55143634A/en
Publication of JPS55143634A publication Critical patent/JPS55143634A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE: To make it easy to transmit and receive data among many kinds of need computers by sequentially assigning data transferred from the computers or read addresses of stored data by a memory controller.
CONSTITUTION: Command decoders 7...9, provided to respective electronic computers correspondingly, receive and decode a command signal, output from one computer, for assigning two computers which should transmit and receive data and then output write command and read command signals to two assigned computers. On the other hand, common memory 13 is temporarily stored with data transferred from the computer, and memory controllers 10...12 assign sequentially the storage addresses of memory 13 to be stored with data transferred the computer in response to a write control signal or read control signal from the assigned computers or assign read addresses from which stored data are read out. Consequently, data reception and transmission among many kinds of needed computers can be simplified.
COPYRIGHT: (C)1980,JPO&Japio
JP5127379A 1979-04-24 1979-04-24 Connector among electronic computers Pending JPS55143634A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5127379A JPS55143634A (en) 1979-04-24 1979-04-24 Connector among electronic computers

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5127379A JPS55143634A (en) 1979-04-24 1979-04-24 Connector among electronic computers

Publications (1)

Publication Number Publication Date
JPS55143634A true JPS55143634A (en) 1980-11-10

Family

ID=12882333

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5127379A Pending JPS55143634A (en) 1979-04-24 1979-04-24 Connector among electronic computers

Country Status (1)

Country Link
JP (1) JPS55143634A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60136853A (en) * 1983-12-26 1985-07-20 Fujitsu Ltd Data transfer system

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS50115732A (en) * 1974-02-22 1975-09-10
JPS5363833A (en) * 1976-11-18 1978-06-07 Nippon Telegr & Teleph Corp <Ntt> Cyclic buffer receiving system

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS50115732A (en) * 1974-02-22 1975-09-10
JPS5363833A (en) * 1976-11-18 1978-06-07 Nippon Telegr & Teleph Corp <Ntt> Cyclic buffer receiving system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60136853A (en) * 1983-12-26 1985-07-20 Fujitsu Ltd Data transfer system

Similar Documents

Publication Publication Date Title
JPS5582359A (en) Microprogram test unit
JPS5580164A (en) Main memory constitution control system
JPS5533232A (en) Sequential controller
GB1264167A (en)
AU5297286A (en) Controlling access in multi-cache system
JPS55143634A (en) Connector among electronic computers
JPS57103547A (en) Bit word access circuit
JPS56164357A (en) Controller of action of copying machine
JPS558605A (en) Data processing system
JPS5760450A (en) Information processing equipment
JPS56116138A (en) Input and output controller
JPS6473415A (en) Optical disk sub-system
JPS6436339A (en) Self-diagnosis system
JPS57182247A (en) Buffer memory device
JPS54107235A (en) Interrupt control system
JPS57199062A (en) Disc controller
JPS56152061A (en) Data storage device of electronic controller
JPS5769413A (en) Programmable logic controller
JPS56105546A (en) Memory mapping circuit
JPS5713550A (en) Memory control system
JPS56110127A (en) Data transfer control system
JPS57113129A (en) Communication system in computer device
JPS5719856A (en) Memory control system
JPS5473532A (en) Process input/output unit
JPS5362939A (en) Common information control system