JPS54143056A - Variable frequency divider circuit - Google Patents
Variable frequency divider circuitInfo
- Publication number
- JPS54143056A JPS54143056A JP5167878A JP5167878A JPS54143056A JP S54143056 A JPS54143056 A JP S54143056A JP 5167878 A JP5167878 A JP 5167878A JP 5167878 A JP5167878 A JP 5167878A JP S54143056 A JPS54143056 A JP S54143056A
- Authority
- JP
- Japan
- Prior art keywords
- frequency
- circuit
- frequency divider
- frequency division
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/64—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two
- H03K23/66—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two with a variable counting base, e.g. by presetting or by adding or suppressing pulses
- H03K23/667—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two with a variable counting base, e.g. by presetting or by adding or suppressing pulses by switching the base during a counting cycle
Abstract
PURPOSE:To obtain a high integration after maintaining a high-speed operation by constituting the input-side high-speed operation circuit by high-speed logical gates and constituting the divided low frequency circuit by I<2>L logical gates. CONSTITUTION:Pre-scaler circuit 1 which is constituted by high-speed logical gates such as ECL performs the frequency division of input signal fin by factor P or P+ or -1. After divided by auxiliary frequency divider 2, the output is subjected to frequency division by factor M in variable frequency divider 3 by external data M. Meanwhile, the frequency division output of circuit 1 is inputted to auxiliary variable frequency divider 4 and is subjected to frequency division by factor q by external data q. Then, frequency dividers 2 and 3 are constituted by I<2>L, and circuit 4 is constituted by ECL, etc. Latch circuit 5 which was integrated simultaneously with these circuits is set by the output of frequency divider 3 and is reset by the output of frequency divider 4 and issues a reset signal and a control signal to frequency divider 4 and circuit 1 respectively. Therefore, in respect to fin, P frequency division operation is repeated MN-q times after P 1 frequency division operation is repeated q times. As a result, the total number of frequency divisions for fin becomes PN M+ or -q, and variable set is possible by data M and q.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP53051678A JPS6041892B2 (en) | 1978-04-28 | 1978-04-28 | variable frequency divider circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP53051678A JPS6041892B2 (en) | 1978-04-28 | 1978-04-28 | variable frequency divider circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS54143056A true JPS54143056A (en) | 1979-11-07 |
JPS6041892B2 JPS6041892B2 (en) | 1985-09-19 |
Family
ID=12893531
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP53051678A Expired JPS6041892B2 (en) | 1978-04-28 | 1978-04-28 | variable frequency divider circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6041892B2 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57201342A (en) * | 1981-03-20 | 1982-12-09 | Esu Ro Kuuotsuku | Pulse delay compensating device |
JPS58209230A (en) * | 1982-05-31 | 1983-12-06 | Toshiba Corp | Programmable counter |
JPS62206925A (en) * | 1986-03-05 | 1987-09-11 | Mitsubishi Electric Corp | Frequency synthesizer |
JP2020136824A (en) * | 2019-02-15 | 2020-08-31 | キヤノン株式会社 | Fractional frequency divider and frequency synthesizer |
-
1978
- 1978-04-28 JP JP53051678A patent/JPS6041892B2/en not_active Expired
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57201342A (en) * | 1981-03-20 | 1982-12-09 | Esu Ro Kuuotsuku | Pulse delay compensating device |
JPS58209230A (en) * | 1982-05-31 | 1983-12-06 | Toshiba Corp | Programmable counter |
JPS62206925A (en) * | 1986-03-05 | 1987-09-11 | Mitsubishi Electric Corp | Frequency synthesizer |
JP2020136824A (en) * | 2019-02-15 | 2020-08-31 | キヤノン株式会社 | Fractional frequency divider and frequency synthesizer |
Also Published As
Publication number | Publication date |
---|---|
JPS6041892B2 (en) | 1985-09-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ES357212A1 (en) | Method of producing tones of an equally tempered scale | |
GB1481566A (en) | Logic circuit arrangement using a plurality of complementary igfeths | |
JPS54143056A (en) | Variable frequency divider circuit | |
JPS5696532A (en) | Frequency divider | |
IN152229B (en) | ||
JPS5446463A (en) | Pre-scaler | |
JPS54112152A (en) | Frequency divider | |
JPS54154964A (en) | Programable counter | |
JPS54147765A (en) | Frequency division circuit | |
SU746944A1 (en) | Pulse frequency divider | |
JPS5561146A (en) | Exclusive logical sum circuit | |
SU766018A1 (en) | Pulse repetition frequency divider | |
JPS57199318A (en) | High-speed bipolar data latch circuit | |
JPS5448458A (en) | Programmable divider | |
SU839063A1 (en) | Binary adder | |
JPS5232662A (en) | Counter circuit | |
SU839068A1 (en) | Repetition rate scaler with n and n+1 countdown ratio | |
JPS55147035A (en) | Three phase pulse generating circuit | |
FR2410914A2 (en) | Logic element for frequency divider - has FET circuit acting as coincidence gate in each stage of divider | |
JPS5469371A (en) | Variable division circuit | |
JPS52116129A (en) | Logical circuit | |
Salzer | Alternative formulas for osculatory and hyperosculatory inverse interpolation | |
JPS5373951A (en) | Flip-flop circuit | |
JPS53110453A (en) | Logic circuit | |
JPS5611440A (en) | Exposure time control circuit |