JPS53135235A - Nonvolatile memory array - Google Patents
Nonvolatile memory arrayInfo
- Publication number
- JPS53135235A JPS53135235A JP4908677A JP4908677A JPS53135235A JP S53135235 A JPS53135235 A JP S53135235A JP 4908677 A JP4908677 A JP 4908677A JP 4908677 A JP4908677 A JP 4908677A JP S53135235 A JPS53135235 A JP S53135235A
- Authority
- JP
- Japan
- Prior art keywords
- nonvolatile memory
- memory array
- row
- rewrite
- bit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
Landscapes
- Read Only Memory (AREA)
- Non-Volatile Memory (AREA)
Abstract
PURPOSE:To make the electrical rewriting of each bit or each word possible, by making it possible to rewrite both the pieces of information ''0''and ''1'' only by a unipolar voltage, by connecting each row of methods supplying bias voltage to the 1st row line of each row in common.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4908677A JPS53135235A (en) | 1977-04-30 | 1977-04-30 | Nonvolatile memory array |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4908677A JPS53135235A (en) | 1977-04-30 | 1977-04-30 | Nonvolatile memory array |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS53135235A true JPS53135235A (en) | 1978-11-25 |
JPS578552B2 JPS578552B2 (en) | 1982-02-17 |
Family
ID=12821276
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP4908677A Granted JPS53135235A (en) | 1977-04-30 | 1977-04-30 | Nonvolatile memory array |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS53135235A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5778181A (en) * | 1980-11-04 | 1982-05-15 | Seiko Instr & Electronics Ltd | Semiconductor variable capacity element |
JPS57166080A (en) * | 1981-04-07 | 1982-10-13 | Seiko Instr & Electronics Ltd | Semiconductor variable capacity element |
JPS59172263A (en) * | 1983-03-18 | 1984-09-28 | Seiko Instr & Electronics Ltd | Constant-voltage circuit with variable output therefrom |
-
1977
- 1977-04-30 JP JP4908677A patent/JPS53135235A/en active Granted
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5778181A (en) * | 1980-11-04 | 1982-05-15 | Seiko Instr & Electronics Ltd | Semiconductor variable capacity element |
JPH0213465B2 (en) * | 1980-11-04 | 1990-04-04 | Seiko Instr & Electronics | |
JPS57166080A (en) * | 1981-04-07 | 1982-10-13 | Seiko Instr & Electronics Ltd | Semiconductor variable capacity element |
JPH0352232B2 (en) * | 1981-04-07 | 1991-08-09 | Seiko Instr & Electronics | |
JPS59172263A (en) * | 1983-03-18 | 1984-09-28 | Seiko Instr & Electronics Ltd | Constant-voltage circuit with variable output therefrom |
Also Published As
Publication number | Publication date |
---|---|
JPS578552B2 (en) | 1982-02-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE68910374D1 (en) | Electrically programmable memory with several bits per cell. | |
DE3852833D1 (en) | Non-volatile memory. | |
EP0052566A3 (en) | Electrically erasable programmable read-only memory | |
DE3585810D1 (en) | HIGHLY COMPRESSED MEMORY WITH SINGLE-ELEMENT MEMORY CELLS. | |
DE3881762D1 (en) | HYDROGEN STORAGE ELECTRODES. | |
DE3886632D1 (en) | Sampling amplifier for a dynamic RAM memory with improved bit line charging. | |
DE3850943T2 (en) | Erasable programmable memory. | |
EP0311773A3 (en) | Non-volatile memory cell | |
AU530887B2 (en) | Memory with parallel refresh operations | |
DE68915954D1 (en) | High speed differential sense amplifier for use with single transistor memory cells. | |
JPS53135235A (en) | Nonvolatile memory array | |
DE3889211T2 (en) | Supply voltage switch arrangement for non-volatile memories in MOS technology. | |
NO875479D0 (en) | PROCEDURE FOR SETTING ELECTRODES IN ELECTROLYCLE CELLS. | |
DE3584997D1 (en) | DIRECT ACCESS MEMORY. | |
IE800980L (en) | Testing | |
DE3586766D1 (en) | NON-VOLATILE SEMICONDUCTOR MEMORY CELL. | |
GB2166019B (en) | Merged nonvolatile memory cell matrix writing method | |
JPS54110742A (en) | Nonvolatile semiconductor memory device | |
JPS53123685A (en) | Binary memory device | |
DE3775379D1 (en) | NON-VOLATILE MEMORY CELL ARRANGEMENT. | |
JPS5310936A (en) | Memory and its applying method | |
DE3883929D1 (en) | Non-volatile memory. | |
JPS5433636A (en) | Write-in method of non-volatile semiconductor memory | |
JPS5271139A (en) | Semiconductor memory | |
DE69022313T2 (en) | Non-volatile RAM bit cell. |