JPH118207A - Method for filling contact hole - Google Patents

Method for filling contact hole

Info

Publication number
JPH118207A
JPH118207A JP10526798A JP10526798A JPH118207A JP H118207 A JPH118207 A JP H118207A JP 10526798 A JP10526798 A JP 10526798A JP 10526798 A JP10526798 A JP 10526798A JP H118207 A JPH118207 A JP H118207A
Authority
JP
Japan
Prior art keywords
film
contact hole
metal film
deposited
resist
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP10526798A
Other languages
Japanese (ja)
Inventor
Kazumi Sugai
和己 菅井
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP10526798A priority Critical patent/JPH118207A/en
Publication of JPH118207A publication Critical patent/JPH118207A/en
Pending legal-status Critical Current

Links

Landscapes

  • Electrodes Of Semiconductors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

PROBLEM TO BE SOLVED: To form a metal film only in a contact hole made by etching by making a contact hole through both a thin film and an interlayered insulation film, forming a metal film in the contact hole by selective CVD and then stripping the film. SOLUTION: An silicon oxide 2 and a resist 3 are deposited on a silicon substrate 1, and a metal film 4 is deposited only in a contact hole. For example, aluminum is deposited by selective CVD through thermal decomposition of dinethyl aluminum hydride. An island-shape metal film 5 is deposited on the resist 3 due to insufficient selectivity. When the resist 3 is striped, the insular metal film 5 deposited thereon is also removed simultaneously, and only the contact hole is filled with the metal film 4. Conceguently, quality of a metal film being employed in an integrated circuit, or the like, can be enhanced.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】本発明は、集積回路等を構成
するコンタクトホールの埋め込み方法に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for embedding a contact hole in an integrated circuit or the like.

【0002】[0002]

【従来の技術】従来の選択気相化学成長法を用いたコン
タクトホールの埋め込み方法としては、層間絶縁膜にコ
ンタクトホールを開口し、この層間絶縁膜と基板の膜堆
積に関する活性度の違いを利用して、コンタクトホール
の内部のみに選択的にアルミニウム膜を形成する方法
(ダイジェスト オブ ペーパーズ 1990 サード
マイクロプロセス コンファレンス、Digest o
f Papers 3rd MicroProcess
Conference,138頁、1990)などが
ある。
2. Description of the Related Art As a conventional method of filling a contact hole using a selective chemical vapor deposition method, a contact hole is opened in an interlayer insulating film, and the difference in activity between the interlayer insulating film and the film deposition of a substrate is utilized. And selectively forming an aluminum film only inside the contact hole (Digest of Papers 1990 Third Microprocess Conference, Digest O
f Papers 3rd MicroProcess
Conference, p. 138, 1990).

【0003】[0003]

【発明が解決しようとする課題】上述した従来のコンタ
クトホールの内部に選択的に金属膜を形成する方法で
は、本来膜の堆積に関して不活性な層間絶縁膜でも、不
純物やゴミの付着によって膜の堆積に関して活性になり
金属膜が堆積するので、完全な選択堆積ができず、次に
全面に形成される金属膜の形状や膜質を劣化させるとい
う欠点がある。
In the above-described conventional method of selectively forming a metal film inside a contact hole, even if an interlayer insulating film is originally inactive with respect to the deposition of the film, the film may be formed by adhesion of impurities or dust. Since the metal film is activated with respect to the deposition and the metal film is deposited, complete selective deposition cannot be performed, and there is a disadvantage that the shape and quality of the metal film formed next over the entire surface are deteriorated.

【0004】[0004]

【課題を解決するための手段】本発明のコンタクトホー
ル埋め込み方法は、ジメチルアルミニウムハイドライド
を用いたアルミニウム膜の選択気相化学堆積に関して不
活性な薄膜、例えばレジスト等、を層間絶縁膜上に形成
し、前記薄膜と前記層間絶縁膜の両方を通してコンタク
トホールを開口した後、選択気相化学成長法で前記コン
タクトホールに前記金属膜を形成し、続いて前記薄膜を
剥離することを特徴とする。
According to the present invention, there is provided a method for filling a contact hole, comprising forming a thin film, for example, a resist, which is inactive with respect to selective vapor phase chemical deposition of an aluminum film using dimethyl aluminum hydride on an interlayer insulating film. Forming a contact hole through both the thin film and the interlayer insulating film, forming the metal film in the contact hole by selective chemical vapor deposition, and subsequently peeling the thin film.

【0005】(作用)本発明のコンタクトホールの埋め
込み方法では、コンタクトホールの内部に選択気相化学
成長法によって金属膜を形成するが、選択性が不十分で
膜堆積に不活性な薄膜上に金属膜が多少堆積しても、こ
れらを剥離することによって除去できる。従って、層間
絶縁膜上には金属膜が形成されず、エッチングによって
形成したコンタクトホールの内部だけに金属膜を形成す
るという、完全選択埋込みが可能となる。膜堆積に関し
不活性な薄膜上に堆積した金属は島状であるため、膜堆
積に関し不活性な薄膜及びこれらの上に堆積した島状の
金属の除去は、容易に完全に行える。
(Function) In the method of filling a contact hole according to the present invention, a metal film is formed inside the contact hole by selective chemical vapor deposition, but the metal film is formed on a thin film having insufficient selectivity and inert to film deposition. Even if some metal films are deposited, they can be removed by peeling them. Therefore, the metal film is not formed on the interlayer insulating film, and the metal film is formed only inside the contact hole formed by etching, so that complete selective burying becomes possible. Since the metal deposited on the thin film inert with respect to the film deposition is island-shaped, the removal of the thin film inert with respect to the film deposition and the island-shaped metal deposited thereon can be easily and completely performed.

【0006】[0006]

【発明の実施の形態】次に本発明について図面を参照し
て説明する。
DESCRIPTION OF THE PREFERRED EMBODIMENTS Next, the present invention will be described with reference to the drawings.

【0007】図1(a)〜(c)は本発明の第一の実施
例における主要工程を示す断面図である。本実施例はシ
リコン集積回路における配線形成用のコンタクトホール
に適用した場合を例示する。
FIGS. 1A to 1C are sectional views showing main steps in a first embodiment of the present invention. This embodiment exemplifies a case where the present invention is applied to a contact hole for forming a wiring in a silicon integrated circuit.

【0008】標準的な集積回路製作方法を用いて図1
(a)に示したコンタクトホール形成後の構造を示す。
図において、1はシリコン基板、2は酸化シリコン膜、
3はレジストである。次に図1(b)に示すように金属
膜4をコンタクトホールの内部にのみ堆積させる。本実
施例では、ジメチルアルミハイドライドの熱分解を用い
た選択気相化学成長法によりアルミニウム膜を形成す
る。堆積温度は240℃で、成長室の圧力は2Tor
r、キャリアガスである水素の流量は60sccmであ
る。レジスト3上には、選択性が不十分なために島状金
属膜5が堆積する。次に図1(c)に示すようにレジス
ト3を剥離すると、レジスト3上に堆積した島状金属膜
5も同時に除去され、コンタクトホールのみが金属膜4
によって埋め込まれる。
Using standard integrated circuit fabrication techniques, FIG.
The structure after the contact hole shown in FIG.
In the figure, 1 is a silicon substrate, 2 is a silicon oxide film,
3 is a resist. Next, as shown in FIG. 1B, a metal film 4 is deposited only inside the contact hole. In this embodiment, an aluminum film is formed by a selective chemical vapor deposition method using the thermal decomposition of dimethyl aluminum hydride. The deposition temperature is 240 ° C. and the pressure in the growth chamber is 2 Torr.
r, the flow rate of hydrogen as a carrier gas is 60 sccm. The island-shaped metal film 5 is deposited on the resist 3 due to insufficient selectivity. Next, as shown in FIG. 1C, when the resist 3 is peeled off, the island-shaped metal film 5 deposited on the resist 3 is also removed at the same time, and only the contact holes are left in the metal film 4.
Embedded by

【0009】本実施例ではレジストを剥離する前に選択
気相化学堆積を行い金属膜を形成するので、製造工程の
追加なしにコンタクトホールのみを埋め込むことが出来
る。
In this embodiment, since the metal film is formed by performing the selective vapor phase chemical deposition before the resist is stripped, only the contact holes can be buried without adding a manufacturing process.

【0010】また、本実施例では層間絶縁膜として酸化
シリコン膜を用いたが、ボロンドープリンガラス等を用
いても同様の効果が得られることはいうまでもない。
Although a silicon oxide film is used as an interlayer insulating film in this embodiment, it goes without saying that a similar effect can be obtained by using boron-doped phosphorus glass or the like.

【0011】図2(a)〜(d)は本発明の第二の実施
例における主要工程を示す断面図である。本実施例はシ
リコン集積回路における配線形成用のコンタクトホール
に適用した場合を例示する。
FIGS. 2A to 2D are cross-sectional views showing main steps in a second embodiment of the present invention. This embodiment exemplifies a case where the present invention is applied to a contact hole for forming a wiring in a silicon integrated circuit.

【0012】標準的な集積回路製作方法を用いて図2
(a)に示したコンタクトホール埋め込み前の構造を示
す。図において、1はシリコン基板、2は酸化シリコン
膜、3はレジスト、6は不活性薄膜である。本実施例で
は、不活性薄膜6としてカリックスアレーンを用いた場
合を例示する。次に図2(b)に示すように、選択気相
化学成長法によって金属膜4を堆積させる。このとき本
来膜の堆積に関して不活性な薄膜6の上には島状金属膜
5が堆積する。本実施例でも、上記実施例と同じジメチ
ルアルミニウムの熱分解を用いた選択気相化学成長法に
よりアルミニウム膜を形成する。レジスト上には、選択
性が不十分なために島状金属膜5が堆積する。次に図1
(c)そして図2(c)に示すように不活性薄膜6を剥
離する。カリックスアレーンは有機溶媒で容易に剥離す
ることができる。この時、不活性薄膜6上に堆積した島
状金属膜5も同時に剥離される。
Using standard integrated circuit fabrication techniques, FIG.
2A shows the structure before the contact hole is buried. In the figure, 1 is a silicon substrate, 2 is a silicon oxide film, 3 is a resist, and 6 is an inert thin film. In this embodiment, a case where calix arene is used as the inert thin film 6 will be exemplified. Next, as shown in FIG. 2B, a metal film 4 is deposited by a selective chemical vapor deposition method. At this time, the island-shaped metal film 5 is deposited on the thin film 6 which is originally inert with respect to the deposition of the film. Also in this embodiment, an aluminum film is formed by the selective vapor phase chemical growth method using the same thermal decomposition of dimethyl aluminum as in the above embodiment. The island-shaped metal film 5 is deposited on the resist due to insufficient selectivity. Next, FIG.
(C) Then, as shown in FIG. 2 (c), the inert thin film 6 is peeled off. Calixarene can be easily peeled off with an organic solvent. At this time, the island-shaped metal film 5 deposited on the inert thin film 6 is also peeled off at the same time.

【0013】本実施例では膜堆積に関し不活性な薄膜と
してカリックスアレーンを用いたが、層間絶縁膜と堆積
した金属膜を侵食しない溶液あるいはガスによって除去
できる薄膜であればその種類は問わずに利用できること
はいうまでもない。
In this embodiment, calix arene is used as an inert thin film for film deposition. However, any thin film which can be removed by a solution or gas which does not attack the interlayer insulating film and the deposited metal film can be used. It goes without saying that you can do it.

【0014】なお上記2つの実施例では金属材料として
アルミニウムを用いたがWF6 等を用いて堆積させるタ
ングステン等を用いてもよい。また、シリコン集積回路
のみならず、化合物集積回路に適用しても同様の効果が
得られることはいうまでもない。さらに、コンタクトホ
ールの底部の材料は単結晶シリコンに限らず、多結晶シ
リコン、あるいはTi,TiN,TiW,WSi2 等の
金属や金属化合物を用いてもよい。
Although aluminum is used as the metal material in the above two embodiments, tungsten or the like deposited using WF 6 or the like may be used. Needless to say, the same effect can be obtained by applying the present invention not only to silicon integrated circuits but also to compound integrated circuits. Furthermore, the material of the bottom of the contact hole is not limited to single crystal silicon, but may be polycrystalline silicon, or a metal or metal compound such as Ti, TiN, TiW, or WSi 2 .

【0015】[0015]

【発明の効果】以上説明したように本発明は、選択気相
化学堆積によってコンタクトホールの内部に金属膜を形
成するが、選択性が不十分でも膜の堆積に関し不活性な
薄膜を除去することによって膜の堆積に関し不活性な薄
膜上に堆積した金属膜を除去できるので、コンタクトホ
ールのみを完全に選択的に金属膜で埋め込むことができ
る。
As described above, according to the present invention, a metal film is formed inside a contact hole by selective chemical vapor deposition, but a thin film which is inactive with respect to film deposition even if selectivity is insufficient is removed. By doing so, the metal film deposited on the thin film that is inactive with respect to the deposition of the film can be removed, so that only the contact holes can be completely and selectively filled with the metal film.

【0016】したがって、集積回路等に用いられる金属
膜の品質を向上できる効果がある。
Accordingly, there is an effect that the quality of a metal film used for an integrated circuit or the like can be improved.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明の第1の実施例の主要工程図。FIG. 1 is a main process diagram of a first embodiment of the present invention.

【図2】第2の実施例の主要工程を示す断面図。FIG. 2 is a sectional view showing main steps of a second embodiment.

【符号の説明】[Explanation of symbols]

1 シリコン基板 2 酸化シリコン膜 3 レジスト 4 金属膜 5 島状金属膜 6 不活性薄膜 REFERENCE SIGNS LIST 1 silicon substrate 2 silicon oxide film 3 resist 4 metal film 5 island-shaped metal film 6 inert thin film

Claims (2)

【特許請求の範囲】[Claims] 【請求項1】ジメチルアルミニウムハイドライドを用い
たアルミニウム膜の選択気相化学堆積に関して不活性な
薄膜を層間絶縁膜上に形成し、前記薄膜と前記層間絶縁
膜の両方を通してコンタクトホールを開口した後、選択
気相化学成長法で前記コンタクトホールに前記金属膜を
形成し、続いて前記薄膜を剥離することを特徴とするコ
ンタクトホールの埋め込み方法。
An inert thin film is formed on an interlayer insulating film for selective vapor phase chemical deposition of an aluminum film using dimethyl aluminum hydride, and a contact hole is opened through both the thin film and the interlayer insulating film. A method for filling a contact hole, comprising: forming the metal film in the contact hole by a selective chemical vapor deposition method; and subsequently peeling the thin film.
【請求項2】請求項1記載のコンタクトホール埋め込み
方法において、前記不活性な薄膜としてレジストを用い
ることを特徴とするコンタクトホールの埋め込み方法。
2. A contact hole filling method according to claim 1, wherein a resist is used as said inactive thin film.
JP10526798A 1998-04-16 1998-04-16 Method for filling contact hole Pending JPH118207A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10526798A JPH118207A (en) 1998-04-16 1998-04-16 Method for filling contact hole

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10526798A JPH118207A (en) 1998-04-16 1998-04-16 Method for filling contact hole

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP3016162A Division JP2819840B2 (en) 1991-02-07 1991-02-07 How to fill contact holes

Publications (1)

Publication Number Publication Date
JPH118207A true JPH118207A (en) 1999-01-12

Family

ID=14402895

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10526798A Pending JPH118207A (en) 1998-04-16 1998-04-16 Method for filling contact hole

Country Status (1)

Country Link
JP (1) JPH118207A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2015082624A (en) * 2013-10-24 2015-04-27 独立行政法人産業技術総合研究所 Method for manufacturing mold including high contrast alignment mark
US11920961B2 (en) 2018-07-13 2024-03-05 Vitesco Technologies GmbH Method for calibrating a crankshaft sensor based on a camshaft sensor

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2015082624A (en) * 2013-10-24 2015-04-27 独立行政法人産業技術総合研究所 Method for manufacturing mold including high contrast alignment mark
US11920961B2 (en) 2018-07-13 2024-03-05 Vitesco Technologies GmbH Method for calibrating a crankshaft sensor based on a camshaft sensor

Similar Documents

Publication Publication Date Title
JPH09306994A (en) Method for forming wiring of semiconductor device
JPH06326054A (en) Formation method for tungsten plug for metal wiring
JPH04293233A (en) Forming method of metal plug
EP0817258A2 (en) Method for manufacturing an interconnection structure in a semiconductor device
US5380680A (en) Method for forming a metal contact of a semiconductor device
JPH118207A (en) Method for filling contact hole
JP2819840B2 (en) How to fill contact holes
JPH05234935A (en) Semiconductor device and its manufacture
KR100221656B1 (en) Process for forming interconnector
JPH1041389A (en) Manufacture of semiconductor device
JP2733396B2 (en) Method for manufacturing semiconductor device
JPH1022379A (en) Manufacture of semiconductor device
JPH05129226A (en) Manufacture of semiconductor device
JPH1187272A (en) Manufacture of semiconductor device
KR100197766B1 (en) Method of manufacturing semiconductor device
KR100214526B1 (en) Process for forming interconnector of semiconductor device
JP2706388B2 (en) Method for manufacturing semiconductor device
KR100457408B1 (en) Method for forming tungsten plug of semiconductor device to improve reliability of semiconductor device
JPH07169834A (en) Method for embedding interlayer connecting hole
JP2701722B2 (en) Method for manufacturing semiconductor device
JPH04207054A (en) Manufacture of semiconductor device
JPH0380533A (en) Manufacture of semiconductor device
JPH10335453A (en) Manufacture of semiconductor device
JPH0480917A (en) Manufacture of semiconductor device
JPH09306993A (en) Wiring formation of semiconductor device

Legal Events

Date Code Title Description
A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20000111