JPH117377A5 - - Google Patents
Info
- Publication number
- JPH117377A5 JPH117377A5 JP1997158265A JP15826597A JPH117377A5 JP H117377 A5 JPH117377 A5 JP H117377A5 JP 1997158265 A JP1997158265 A JP 1997158265A JP 15826597 A JP15826597 A JP 15826597A JP H117377 A5 JPH117377 A5 JP H117377A5
- Authority
- JP
- Japan
- Prior art keywords
- words
- word
- register
- bit
- generated
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15826597A JP3526511B2 (ja) | 1997-06-16 | 1997-06-16 | 演算装置及び演算方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15826597A JP3526511B2 (ja) | 1997-06-16 | 1997-06-16 | 演算装置及び演算方法 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JPH117377A JPH117377A (ja) | 1999-01-12 |
| JP3526511B2 JP3526511B2 (ja) | 2004-05-17 |
| JPH117377A5 true JPH117377A5 (enrdf_load_stackoverflow) | 2004-12-24 |
Family
ID=15667846
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP15826597A Expired - Fee Related JP3526511B2 (ja) | 1997-06-16 | 1997-06-16 | 演算装置及び演算方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP3526511B2 (enrdf_load_stackoverflow) |
-
1997
- 1997-06-16 JP JP15826597A patent/JP3526511B2/ja not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN111612622B (zh) | 用于执行散列算法的电路和方法 | |
| JPS628817B2 (enrdf_load_stackoverflow) | ||
| CN101021777B (zh) | 基于除数(2n-1)的有效求模操作运算 | |
| JPH117377A5 (enrdf_load_stackoverflow) | ||
| JP3913921B2 (ja) | 有限フィールドでの任意要素の逆数具現回路 | |
| CN213518334U (zh) | 执行哈希算法的电路、计算芯片和加密货币矿机 | |
| JPH0869372A (ja) | 2進乗算器 | |
| JPH09284142A (ja) | 可変長復号化装置 | |
| JPWO2020084694A1 (ja) | 演算処理装置及び演算処理装置の制御方法 | |
| WO2020084694A1 (ja) | 演算処理装置及び演算処理装置の制御方法 | |
| JP3157741B2 (ja) | 2進10進変換回路 | |
| JP2803788B2 (ja) | パリテイ予測およびストリング制御を有する高速パイプライン・シフタ要素 | |
| JP2833327B2 (ja) | アドレス発生方法およびアドレス発生回路 | |
| SU907544A1 (ru) | Устройство дл делени чисел | |
| JPH0419572B2 (enrdf_load_stackoverflow) | ||
| JPH09305753A5 (enrdf_load_stackoverflow) | ||
| JP2002023631A5 (enrdf_load_stackoverflow) | ||
| JP2004139156A (ja) | 演算処理装置 | |
| JP2654062B2 (ja) | 情報処理装置 | |
| JP3241642B2 (ja) | 2進10進変換回路 | |
| CN116522967A (zh) | 乘法器与芯片 | |
| WO1996033455A1 (en) | A very fast pipelined shifter element with parity prediction | |
| JPH10190475A (ja) | 可変長符号復号装置 | |
| JPS63163527A (ja) | デ−タ詰め込み回路 | |
| JPS62253228A (ja) | パリテイあるいはシンドロ−ム生成回路 |