JPH11251704A - Wiring board and manufacture thereof - Google Patents

Wiring board and manufacture thereof

Info

Publication number
JPH11251704A
JPH11251704A JP6195198A JP6195198A JPH11251704A JP H11251704 A JPH11251704 A JP H11251704A JP 6195198 A JP6195198 A JP 6195198A JP 6195198 A JP6195198 A JP 6195198A JP H11251704 A JPH11251704 A JP H11251704A
Authority
JP
Japan
Prior art keywords
hole
wiring board
conductor
layer
forming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP6195198A
Other languages
Japanese (ja)
Inventor
Ryoji Sugiura
良治 杉浦
Yoshifumi Suzuki
吉史 鈴木
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Lincstech Circuit Co Ltd
Original Assignee
Hitachi AIC Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi AIC Inc filed Critical Hitachi AIC Inc
Priority to JP6195198A priority Critical patent/JPH11251704A/en
Publication of JPH11251704A publication Critical patent/JPH11251704A/en
Pending legal-status Critical Current

Links

Landscapes

  • Non-Metallic Protective Coatings For Printed Circuits (AREA)
  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)

Abstract

PROBLEM TO BE SOLVED: To make a hole as a blind through hole, by forming, in a conductor layer, a hole for conducting current between outer layer conductors on both faces with its inner wall being exposed, and blocking one end face section of the through hole by a thin insulating film, thereby forming a hollow non- through hole. SOLUTION: A specified through hole 3 is formed at a specified place in an insulating substrate 1 using a copper foil 2 which is substrate material. On an inner wall of the through hole 3 and on both faces of the copper clad laminate, a conductor layer 4 is formed by electroless plating, vapor deposition or the like. After that, the conductor layer 4 is etched to form a conductor circuit constituted of a desired upper outer layer surface conductor 6, a desired lower outer layer surface conductor 8, and a conductor layer 7 in the through hole 3 for making an electric conduction between the outer surface conductors on both faces of the insulating substrate 1. Then, a thin insulating film 9 is so formed on the upper outer layer surface conductor 6 and one end face of the through hole 3 as to block one opening of the through hole 3 and thereby a hollow non-through hole 5 is formed.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】本発明は、電子部品を搭載す
るための配線基板およびその製造方法に関する。
[0001] 1. Field of the Invention [0002] The present invention relates to a wiring board for mounting electronic components and a method of manufacturing the same.

【0002】[0002]

【従来の技術】従来のスルーホール穴などの配線基板を
貫通する貫通穴を有する配線基板の場合には、電子部品
を配線基板に実装搭載する際のフラックス、半田、半田
ペーストなどや、実装搭載した電子部品素子、電子部品
などを保護するための接着剤、被覆材料であるモールド
樹脂などが配線基板の貫通穴を通じて配線基板の反対面
側に流出し品質不良が発生する。従って、流出を防止す
るため配線基板の貫通穴内部に充填材料を充填し、硬化
させて貫通穴を閉塞している。この貫通穴の充填状況は
貫通穴内部の全体に絶縁性の充填材料を充填するため、
スルーホール穴などの筒内を充填材料で閉塞硬化した穴
は、穴の内壁にある導体層が被覆され半田付が困難とな
り他の配線基板と接続するための端面電極とすることが
できない。
2. Description of the Related Art In the case of a wiring board having a through-hole such as a conventional through-hole, the flux, solder, solder paste, etc., when mounting electronic components on the wiring board are used. Adhesives for protecting the electronic component elements, electronic components, and the like, and molding resin as a coating material flow out through the through holes of the wiring board to the opposite side of the wiring board, resulting in poor quality. Therefore, in order to prevent the outflow, the inside of the through hole of the wiring board is filled with a filling material and cured to close the through hole. The filling state of this through hole is to fill the entire inside of the through hole with an insulating filling material,
Holes, such as through-holes, in which the inside of the cylinder is closed and hardened with a filling material are covered with a conductor layer on the inner wall of the holes, making it difficult to solder, and cannot be used as end electrodes for connection to other wiring boards.

【0003】ICフラットパッケージ、半導体回路素
子、発光素子、受光素子などの電子部品を搭載するため
の配線基板は、従来では、チップ部品を製造する過程で
電子部品素子をワイヤ・ボンディング実装や表面面付実
装した後、素子を保護するためモールド樹脂などの被覆
材料で素子やボンディング・ワイヤをモールドして被覆
している。この工程で、配線基板のスルーホール穴など
の貫通穴を通じてモールド樹脂が、電子部品の搭載面と
反対側にある接続ランドや、半田付けの必要となるスル
ーホール穴内、または配線基板の外部へ接続するための
端面電極などに付着して品質不良が発生する。従って、
モールド樹脂などで被覆する工程の前に、配線基板のス
ルーホール穴などの貫通穴に耐熱性粘着テープでマスキ
ングする工程が必要となっている。
Conventionally, a wiring board for mounting electronic parts such as an IC flat package, a semiconductor circuit element, a light emitting element, and a light receiving element has conventionally been manufactured by wire bonding mounting or surface mounting of a chip part in the process of manufacturing chip parts. After the mounting, the element and the bonding wire are molded and covered with a coating material such as a mold resin to protect the element. In this process, the molding resin is connected to the connection lands on the opposite side of the mounting surface of the electronic components, through the through holes such as through holes in the wiring board, to the through holes that require soldering, or to the outside of the wiring board And adheres to the end surface electrode or the like to cause poor quality. Therefore,
Prior to the step of covering with a mold resin or the like, a step of masking a through hole such as a through hole of a wiring board with a heat-resistant adhesive tape is required.

【0004】特に、半導体回路素子、発光素子、受光素
子などの電子部品用素子からなる電子部品を表面面付実
装用のチップ部品とするには、相手方の配線基板と接続
するための電極が必要であり、この電極としてチップ部
品の端面に端面電極を設定することが多い。前記の端面
電極は、スルーホール穴を穴の中央付近で半分に切断す
る、いわゆる半導体素子を超精密に切断する方法である
ダイシングカットで加工して端面電極を形成し、チップ
部品のはんだ付け代にしている。前記、端面電極とする
ためのスルーホール穴は、電子部品素子やボンディング
・ワイヤをモールド樹脂で被覆した後、ダイシングカッ
トし、スルーホール穴の壁面を、半田付け代とするた
め、スルーホール穴内に絶縁性の充填材料を充填し硬化
させることはできない。
In particular, in order to make an electronic component comprising an electronic component element such as a semiconductor circuit element, a light emitting element, and a light receiving element into a chip part for mounting with a surface, an electrode for connecting to a counterpart wiring board is required. In many cases, an end face electrode is set on the end face of the chip component as this electrode. The end face electrode is formed by dicing and cutting the through-hole hole in half near the center of the hole. I have to. The through-hole for forming the end face electrode is formed by covering the electronic component element and the bonding wire with the mold resin, then dicing and cutting, and the wall surface of the through-hole is used as a soldering allowance. Insulating fillers cannot be filled and cured.

【0005】従来の電子部品を搭載する配線基板の製造
方法は、絶縁性基材、または両面銅張り積層板に穴あけ
をする工程、前記の基材や積層板の表面と、貫通孔の内
壁に銅めっき層を形成する工程、次にシルクスクリーン
印刷法や写真法でエッチングレジストを施してからエッ
チングして導体回路を形成する工程、露出している表面
導体および貫通穴や非貫通穴の内壁にNi−Auめっき
やNi−Agめっきをする工程で配線基板を製造する。
その次に、所定のスルーホール穴に耐熱性の粘着テープ
でマスキングする工程の後で、配線基板に電子部品を実
装し搭載する工程、電子部品素子やボンディング・ワイ
ヤを被覆する工程、マスキングテープを剥がし所定のス
ルーホール穴の中央付近をダイシングカットする工程と
で表面面付実装用のチップ部品としている。
[0005] A conventional method of manufacturing a wiring board on which electronic components are mounted is a process of making a hole in an insulating base material or a double-sided copper-clad laminate, and forming a hole on the surface of the base material or the laminate and the inner wall of the through hole. Step of forming a copper plating layer, then applying an etching resist by silk screen printing or photographic method and then etching to form a conductor circuit, exposed surface conductors and inner walls of through holes and non-through holes A wiring board is manufactured in a step of performing Ni-Au plating or Ni-Ag plating.
Then, after the step of masking predetermined through-hole holes with a heat-resistant adhesive tape, the step of mounting and mounting electronic components on a wiring board, the step of covering electronic component elements and bonding wires, and the step of applying a masking tape. The step of dicing and cutting around the center of the predetermined through-hole is used as a chip component for mounting with a surface.

【0006】さらに、従来は端面電極とするためのスル
ーホール穴を耐熱性の値着テープでマスキングする工程
は作業効率が悪るく、耐熱性テープの密着品質が不安定
であるため、多層配線板の内層導体でスルーホール穴を
塞ぐ、いわゆるブラインドスルーホール穴構造として対
応していることもあり製造コストがかなり高くなってい
る。
Further, conventionally, the process of masking a through-hole for forming an end surface electrode with a heat-resistant tape is inefficient and the adhesion quality of the heat-resistant tape is unstable. Since the through-hole hole is closed by the inner layer conductor of the plate, a so-called blind through-hole hole structure is supported, and the manufacturing cost is considerably high.

【0007】[0007]

【発明が解決しようとする課題】従来の技術でも述べた
ように、電子部品を配線基板に実装搭載する作業やモー
ルド樹脂で被覆する作業の際、フラックス、半田、半田
ペースト、接着剤、モールド樹脂などの被覆材料、表面
処理剤などが配線基板の貫通穴から配線基板の反対面側
へ流出して品質不良が発生する。また、前記物質の流出
を防止するためマスキングテープ貼り作業が必要となっ
ている。従って、流出することがない非貫通穴を形成す
ることが必要となる。
As described in the prior art, when an electronic component is mounted and mounted on a wiring board or covered with a mold resin, flux, solder, solder paste, adhesive, mold resin, etc. The coating material, such as a surface treatment agent, flows out from the through hole of the wiring board to the opposite side of the wiring board, resulting in poor quality. Further, a masking tape attaching operation is required to prevent the outflow of the substance. Therefore, it is necessary to form a non-through hole that does not flow out.

【0008】しかしながら、電子部品素子からなるチッ
プ部品やモジュール基板とするために、他の配線基板と
接続する端面電極が必要であり、この端面電極とする穴
は、穴の内壁が半田付性のよい導体層で形成され、配線
基板やチップ部品の端面に露呈していることが条件とな
る。つまり非貫通穴でありながら、この穴の内壁が導体
層で露呈している端面電極を有する配線基板を提供する
とともに、そのような配線基板を作業効率がよく、製造
コストの安価なブラインドスルーホールとして製造する
方法を提供することを目的とするものである。そして、
非貫通穴の内壁が半田付性のよい導体層で形成され、配
線基板やチップ部品の端面に露呈している端面導体層を
半田付用の半田付け代として使用する配線基板やチップ
部品とその製造方法を提供することが第2の目的であ
る。
However, in order to form a chip component or a module substrate composed of an electronic component element, an end face electrode to be connected to another wiring board is required, and the inner wall of the end face electrode has a solderability. It is a condition that it is formed of a good conductor layer and is exposed on the end face of the wiring board or chip component. In other words, while providing a wiring board having an end surface electrode in which the inner wall of the hole is exposed in the conductor layer while being a non-through hole, such a wiring board has good work efficiency and is a blind through-hole with low manufacturing cost. It is an object of the present invention to provide a method of manufacturing as. And
The wiring board or chip component, in which the inner wall of the non-through hole is formed of a conductive layer having good solderability and the end surface conductor layer exposed on the end surface of the wiring board or chip component is used as a soldering allowance for soldering, and It is a second object to provide a manufacturing method.

【0009】[0009]

【課題を解決するための手段】上記課題を解決するため
本発明においては、電子部品や電子部品素子を搭載する
配線基板において、絶縁性基材または銅張り積層板と、
絶縁性基材や銅張り積層板を貫通する穴と、絶縁性基材
や銅張り積層板の両面の外層導体と、前記の両面の外層
導体を導通させる穴の内壁が露呈して設けられる半田付
性のよい導体層と、前記導通穴の電子部品搭載側、つま
り導通穴の一方の穴端面部を塞ぐ光硬化性の感光性フィ
ルムから形成される耐熱性の良好で薄い絶縁膜と、から
なる絶縁膜の内側内部が空洞となる非貫通穴を有する配
線基板を提供することができる。尚、本発明の配線基板
は、片面基板や多層配線基板でもよく、前記の非貫通穴
は部品搭載や電子部品を被覆する下部、および端面電極
とする所定の箇所に設置することができる。
According to the present invention, there is provided a wiring board for mounting an electronic component or an electronic component element, comprising: an insulating substrate or a copper-clad laminate;
Solder provided with a hole penetrating the insulating base material or the copper-clad laminate, outer conductors on both surfaces of the insulating base material or the copper-clad laminate, and inner walls of the holes for conducting the outer conductors on the two surfaces exposed. A conductive layer having good adherence, and an electronic component mounting side of the conduction hole, that is, a heat-resistant good and thin insulating film formed from a photocurable photosensitive film that closes one end surface of the conduction hole. It is possible to provide a wiring board having a non-through hole in which the inside of the insulating film becomes hollow. The wiring board of the present invention may be a single-sided board or a multi-layered wiring board, and the non-through holes can be provided in a lower portion for mounting a component or for covering an electronic component, and in a predetermined position as an end surface electrode.

【0010】また、前記の非貫通穴のほぼ中央部を精密
切断し半円筒形状やU字溝の導通溝を形成する端面配線
基板およびチップ部品において、配線基板やチップ部品
の基板端面に露呈している半円筒形状やU字溝の導通溝
と、この導通溝の内周面に形成する半田付性がよく配線
基板の両面の外層導体を導通させる導体層と、この半円
筒形状やU字溝の導通溝に接する配線基板の両面外層導
体と、前記の導通溝の一方つまり電子部品搭載側の溝端
面部を塞ぐ光硬化性の感光性フィルムから形成される耐
熱性の良好で薄い絶縁膜と、からなる端面電極の半田付
性の良好な端面導体層を有する配線基板およびチップ部
品を提供することができる。本発明で形成する絶縁膜に
よって一方の溝端面部を塞いである導通溝の内周面の導
体層は、半田付け代を確保する端面端子となるため半田
付性において高品質が望まれる。
Further, in an end surface wiring board and a chip component in which a substantially central portion of the non-through hole is precisely cut to form a semi-cylindrical shape or a conduction groove of a U-shaped groove, the wiring board or the chip component is exposed on the substrate end surface. A conductive groove having a semi-cylindrical shape or a U-shaped groove, a conductive layer formed on the inner peripheral surface of the conductive groove and having good solderability and conducting the outer layer conductors on both sides of the wiring board; A conductive thin film on both surfaces of the wiring board in contact with the conductive groove of the groove, and a heat-resistant and thin insulating film formed from a photocurable photosensitive film that covers one of the conductive grooves, that is, a groove end surface on the electronic component mounting side; And a chip component having an end surface conductor layer having good solderability of the end surface electrode composed of the above. The conductor layer on the inner peripheral surface of the conductive groove, which covers one of the groove end surfaces by the insulating film formed by the present invention, is an end surface terminal for securing a soldering allowance, and therefore, high quality in solderability is desired.

【0011】さらに、配線基板の表面外層導体に面付実
装をする電子部品、つまりチップ部品において、配線基
板のベース材である絶縁性基材の端面に露呈して形成す
る半円筒形状やU字溝の導通溝と、前記導通溝の内周面
に形成する半田付性のよい導体層と、この半円筒形状や
U字溝の導通溝に接する配線基板の両面外層導体と、前
記の導通溝の一方、つまり電子部品搭載面側の溝端面を
塞ぐ薄い絶縁膜と、からなる端面電極の半田付性の良好
な端面導体層を電子部品の端面端子とするチップ部品を
提供することができる。
Further, in an electronic component mounted on a surface outer layer conductor of a wiring board with a surface, that is, in a chip component, a semi-cylindrical shape or a U-shape formed by exposing to an end surface of an insulating base material serving as a base material of the wiring board. A conductive groove of the groove, a conductive layer having good solderability formed on the inner peripheral surface of the conductive groove, a double-sided outer layer conductor of the wiring board in contact with the conductive groove of the semi-cylindrical shape or the U-shaped groove, and the conductive groove In other words, it is possible to provide a chip component having a thin insulating film for closing the groove end surface on the electronic component mounting surface side and an end surface conductor layer having good solderability of the end surface electrode and having an end surface terminal of the electronic component.

【0012】このような配線基板およびチップ部品は、
以下の工程によって製造することができる。 A)銅張り積層板に穴をあける工程(図4の(a)に示
す。) B)銅張り積層板の表面と穴の内壁に導体層を形成する
工程(図4の(b)に示す。) C)エッチングレジストを形成し、不要な金属導体を除
去して導体回路を形成する工程(図4(c)に示す。) D)所定の一方の外層表面導体および貫通穴の一方の穴
端面を塞ぐ光硬化性の感光性フィルムで耐熱性の絶縁膜
を形成する工程(図4の(d)に示す。) E)次に、必要な場合には、所定の露出している外層表
面導体および穴の内壁の導体層に異質の金属めっき層を
形成する工程で配線基板とする。 F)前記までの工程でできた配線基板に電子部品を実装
搭載する工程(図4の(f)に示す。) G)必要な場合には、被覆材料で電子部品を被覆する工
程(図4の(g)に示す。) H)この後、前記の一方の穴端面を閉塞した非貫通穴の
ほぼ中央部を切断し半円筒形状の導通溝を形成する工程
(図2,図3に示す。) このような工程によって、配線基板の端面に半円筒形状
の導通溝で一方の溝端面部を塞ぐ端面電極を有するチッ
プ部品とする。尚、前記のE)の工程の異質の金属めっ
き層を形成する工程はD)工程の絶縁膜を形成する工程
の前で実施してもよい。
Such a wiring board and a chip component are
It can be manufactured by the following steps. A) Step of drilling holes in copper-clad laminate (shown in FIG. 4A) B) Step of forming a conductor layer on the surface of the copper-clad laminate and the inner wall of the hole (shown in FIG. 4B) C) Step of forming an etching resist and removing unnecessary metal conductors to form a conductor circuit (shown in FIG. 4C). D) One predetermined outer surface conductor and one of the through holes. Step of forming a heat-resistant insulating film with a photocurable photosensitive film that covers the end face (shown in FIG. 4D) E) Next, if necessary, a predetermined exposed outer layer surface A wiring board is formed in the step of forming a foreign metal plating layer on the conductor and the conductor layer on the inner wall of the hole. F) A step of mounting and mounting an electronic component on the wiring board formed by the above steps (shown in FIG. 4F). G) A step of coating the electronic component with a coating material if necessary (FIG. 4). (G).) H) Thereafter, a step of cutting a substantially central portion of the non-through hole in which the end surface of the one hole is closed to form a semi-cylindrical conductive groove (shown in FIGS. 2 and 3). According to such a process, a chip component having an end surface electrode on one end surface of which is closed by a semi-cylindrical conductive groove on the end surface of the wiring board. The step of forming a foreign metal plating layer in the step E) may be performed before the step of forming an insulating film in the step D).

【0013】場合によっては、前記F)、G)工程の前
でH)工程である非貫通穴のほぼ中央部を切断する工程
を実施することもできるがその後の電子部品を配線基板
に実装搭載する作業や被覆作業の際、フラックス、半
田、半田ペースト、接着剤、被覆材料、表面処理剤など
が小さいサイズに切断した配線基板の端面電極部から流
出する危険性がある。
In some cases, it is possible to carry out the step of cutting the substantially central portion of the non-through hole, which is the step H), before the steps F) and G), but thereafter mounting and mounting the electronic components on the wiring board. There is a danger that flux, solder, solder paste, adhesive, coating material, surface treatment agent, etc. may flow out from the end surface electrode portion of the wiring board cut into a small size during the work or the coating work.

【0014】[0014]

【発明の実施の形態】以下、本発明の実施の形態を図に
基づいて説明する。まず、図4に示す工程により配線基
板および配線基板の表面に面付実装をしてチップ部品を
製造する方法を説明する。図4(a)に示すように、両
面銅張り積層板MCL−E−67(日立化成工業株式会
社製、商品名)であって、ガラスエポキシ基材からなる
絶縁性基材1に、18μmまたは35μmの銅箔2で全
体の厚さが0.3mmの基板材料を用い、ドリルで所望の
箇所に所定の貫通穴3を穴あけする。また、配線基板の
基材はガラスエポキシ基材、フェノール基材、合成樹脂
基材、テフロン含有基材、ポリイミド樹脂基材、BTレ
ジン(ビスマレィミドートリアジン樹脂)基材、変性B
Tレジン基材またはセラミック等の絶縁性基材のいずれ
でもよい。次に、図4(b)に示すように、銅張り積層
板の両方の表面と貫通穴3の内壁に無電解めっき、電解
めっき、または蒸着法により導体層4を10μm〜25
μm形成する。本実施例では銅めっきとする。その次
に、図4(c)に示すように、シルクスクリーン印刷法
や感光性フィルムをラミネートし、露光、現像するフォ
ト工法によって、所定の箇所に所望する模様のエッチン
グレジストを形成してから不要な金属導体をエッチング
して溶解除去し、その後エッチングレジスト膜を剥離除
去して、所望する上部外層表面導体6、下部外層表面導
体8、および絶縁性基材1の両面の外層表面導体を電気
的に導通させる貫通穴の穴内部の導体層7からなる導体
回路を形成する。
DESCRIPTION OF THE PREFERRED EMBODIMENTS Embodiments of the present invention will be described below with reference to the drawings. First, a description will be given of a method of manufacturing a chip component by mounting a surface on a wiring board and the surface of the wiring board by the process shown in FIG. As shown in FIG. 4A, a double-sided copper-clad laminate MCL-E-67 (trade name, manufactured by Hitachi Chemical Co., Ltd.), in which 18 μm or A predetermined through hole 3 is formed at a desired position by a drill using a substrate material having a total thickness of 0.3 mm with a copper foil 2 of 35 μm. The substrate of the wiring substrate is a glass epoxy substrate, a phenol substrate, a synthetic resin substrate, a Teflon-containing substrate, a polyimide resin substrate, a BT resin (bismaleimide-triazine resin) substrate, a modified B
Either a T resin base or an insulating base such as ceramic may be used. Next, as shown in FIG. 4B, the conductor layer 4 is coated on both surfaces of the copper-clad laminate and the inner wall of the through-hole 3 by electroless plating, electrolytic plating, or vapor deposition to a thickness of 10 μm to 25 μm.
μm is formed. In this embodiment, copper plating is used. Then, as shown in FIG. 4C, an etching resist having a desired pattern is formed at a predetermined location by a silk screen printing method or a photolithography method in which a photosensitive film is laminated, exposed and developed, and then unnecessary. The conductive metal conductor is dissolved and removed by etching, and then the etching resist film is peeled off, and the desired upper outer surface conductor 6, lower outer surface conductor 8, and outer surface conductors on both surfaces of the insulating base material 1 are electrically connected. To form a conductor circuit composed of the conductor layer 7 inside the through-hole to be conducted.

【0015】その後、図4(d)に示すように、所定の
一方の外層表面導体、つまりチップ部品を実装搭載する
上部外層表面導体6と、貫通穴3の一方の穴端面、つま
りチップ部品の搭載側の穴端面を塞ぐように光硬化性の
感光性フィルムSR−2300GまたはSR−3000
(いずれも日立化成工業株式会社製、商品名)を真空ラ
ミネーターを使用してラミネートし、250mj/cm2
〜700mj/cm2の露光量で露光し、現像、乾燥、後
露光および140℃〜170℃で40分〜90分間加熱
硬化して50μm〜80μmの厚さの耐熱性の良好な薄
い絶縁膜9を形成することにより導通穴の一方の穴端面
を絶縁膜9で塞ぐ非貫通穴5を形成する。
Thereafter, as shown in FIG. 4D, one predetermined outer layer surface conductor, that is, the upper outer layer surface conductor 6 on which the chip component is mounted and mounted, and one hole end face of the through hole 3, ie, the chip component. Photocurable photosensitive film SR-2300G or SR-3000 so as to cover the end face of the hole on the mounting side
(Both trade names, manufactured by Hitachi Chemical Co., Ltd.) using a vacuum laminator, and laminated by 250 mj / cm 2
Exposure is performed at an exposure amount of up to 700 mj / cm 2 , developed, dried, post-exposed, and heat-cured at 140 ° C. to 170 ° C. for 40 minutes to 90 minutes to obtain a thin insulating film 9 having a thickness of 50 μm to 80 μm and having good heat resistance. Is formed to form a non-through hole 5 for closing one end face of the conduction hole with the insulating film 9.

【0016】次に、電子部品素子や電子部品を配線基板
にワイヤ・ボンディングする場合や半田付性の高品質な
どで必要な場合には、外層表面導体および穴の内壁の導
体層にNi−Auめっき、Ni−Agめっき、Ni−S
nめっき、または半田めっきなどの通常の金属導体層と
は異質の金属めっき層を形成する工程を、図4(c)で
示す導体回路を形成する工程の後、あるいは図4(d)
で示す絶縁膜を形成する工程の後に、前記に示すような
所定の異質の金属めっき層を形成することができる。特
に、感光性フィルムSR−3000(日立化成工業株式
会社製、商品名)は、所定の絶縁膜9を形成後に金属め
っき処理を行う耐めっき性の良好なフォトアディティブ
法に適している。
Next, in the case where the electronic component element or electronic component is wire-bonded to a wiring board, or when required for high quality solderability, Ni-Au is added to the outer layer surface conductor and the conductor layer on the inner wall of the hole. Plating, Ni-Ag plating, Ni-S
The step of forming a metal plating layer different from a normal metal conductor layer such as n-plating or solder plating is performed after the step of forming a conductor circuit shown in FIG.
After the step of forming the insulating film shown by, a predetermined foreign metal plating layer as shown above can be formed. In particular, the photosensitive film SR-3000 (trade name, manufactured by Hitachi Chemical Co., Ltd.) is suitable for a photo-additive method with good plating resistance in which metal plating is performed after forming a predetermined insulating film 9.

【0017】前記の工程でできた配線基板10に図4
(f)で示すように、電子部品素子40を接着剤42で
配線基板10の所定箇所に搭載固定し、電子部品素子4
0と配線基板10の接続ランドをボンディング・ワイヤ
41でワイヤ・ボンディング法によって電気的に接続す
る。電子部品素子40が面付部品の形状であるならばリ
フロー半田による面付実装をして配線基板10の接続ラ
ンドに電気的に接続することになる。また、電子部品素
子40や電子部品を実装搭載する作業は個別に分割した
配線基板10に実装搭載することは作業効率が悪るくな
り、次の被覆する工程での配線基板の反対面側へ被覆材
料43が流出しやすくなるため図4(d)工程で形成さ
れた非貫通穴5で個別の配線基板10をくり返し多数列
で多数段に接続した集合配線基板として部品実装や被覆
作業を施こすことが多い。
FIG. 4 shows the wiring board 10 formed by the above process.
As shown in (f), the electronic component element 40 is mounted and fixed on a predetermined portion of the wiring board 10 with an adhesive 42, and the electronic component element 4
0 and the connection lands of the wiring board 10 are electrically connected by the bonding wires 41 by the wire bonding method. If the electronic component element 40 has the shape of a surface-mounted component, it is mounted on the surface by reflow soldering and is electrically connected to the connection lands of the wiring board 10. In addition, the work of mounting and mounting the electronic component elements 40 and the electronic components on the separately divided wiring board 10 reduces the work efficiency, and the work is performed on the opposite side of the wiring board in the next covering step. Since the coating material 43 easily flows out, the individual wiring boards 10 are repeatedly formed in the non-through holes 5 formed in the step of FIG. Often rubs.

【0018】その次に、必要な場合には図4(g)工程
で示すように、実装された電子部品素子40や電子部品
およびボンディング・ワイヤ41などを保護するため絶
縁性材料やモールド樹脂あるいは被覆樹脂などの被覆材
料43で被覆する。図4(f)の部品実装工程や図4
(g)の被覆材料で被覆する工程で、配線基板10には
貫通穴が設けられておらず、電子部品素子40や接着剤
42、被覆材料43の下部に配置する両面外層導体を導
通させる導通穴、および他の配線基板と接続する端面電
極を形成するための導通穴は全て、この導通穴の一方の
穴端面つまり電子部品素子40の搭載面の穴端面を絶縁
膜9で塞ぐ非貫通穴5となっているためフラックス、半
田、半田ペースト、接着剤、被覆材料、表面処理剤とな
どが配線基板の反対面側へ流出することがなくなる。
Then, if necessary, as shown in FIG. 4 (g), an insulating material, a molding resin, or the like for protecting the mounted electronic component element 40, the electronic component, the bonding wire 41, and the like. It is covered with a covering material 43 such as a covering resin. The component mounting process shown in FIG.
In the step (g) of coating with the coating material, no through-hole is formed in the wiring board 10, and conduction is performed to conduct the double-sided outer layer conductors disposed below the electronic component element 40, the adhesive 42, and the coating material 43. All of the holes and the conductive holes for forming the end face electrodes to be connected to other wiring boards are non-through holes for closing one end face of the conductive holes, that is, the hole end face of the mounting surface of the electronic component element 40 with the insulating film 9. Since it is 5, flux, solder, solder paste, adhesive, coating material, surface treatment agent and the like do not flow out to the opposite surface side of the wiring board.

【0019】この後で、図4(g)に示すような端面電
極用の一方の穴端面を絶縁膜9で閉塞した非貫通穴5の
ほぼ中央部(X−Y)を半導体素子などを超精密に切断
する方法であるダイシングカットで切断加工して半円筒
形状やU字溝などの導通溝を端面電極として形成し、モ
ジュール配線基板やチップ部品などの半田付け代にして
いる。前記の切断する方法はダイシングカットに限定さ
れるものではなくVカット切断や鋸歯切断およびレーザ
ー光切断でもよい。
Thereafter, as shown in FIG. 4 (g), a substantially central portion (X-Y) of the non-through hole 5 in which the end surface of one of the holes for the end surface electrode is closed with the insulating film 9 is superposed on a semiconductor element or the like. The conductive grooves such as semi-cylindrical shapes and U-shaped grooves are formed as end electrodes by cutting with dicing cut, which is a method of precision cutting, which is used as a soldering allowance for module wiring boards and chip components. The cutting method is not limited to the dicing cut, but may be V-cut cutting, saw-tooth cutting, or laser light cutting.

【0020】前記の製造工程において、配線基板として
端面電極を形成した状態を図1に示してある。前記の図
4(d)に示す貫通導通穴の一方の穴端面を塞ぐ絶縁膜
を形成する工程の後で、端面電極とする穴の一方の穴端
面を絶縁膜9で閉塞した非貫通穴5のほぼ中央部(X−
Y)を超精密に切断幅0.05mm〜0.20mmで切断加
工して半円筒形状やU字溝の導通溝を配線基板の端面に
端面電極として形成する。この端面電極の構成は絶縁性
基材1の端面に露呈して形成する半円筒形状やU字溝の
導通溝15と、この導通溝15の内周面に形成する穴内
部の導体層7と、前記の導通溝15に接する上部外層表
面導体6と下部外層表面導8の両面の外層表面導体と、
前記の導通溝15の一方の溝端面を塞ぐ薄い耐熱性の良
好な絶縁膜9と、からなる端面電極20を有する配線基
板である。
FIG. 1 shows a state in which an end face electrode is formed as a wiring board in the above-mentioned manufacturing process. After the step of forming an insulating film that closes one end face of the through conduction hole shown in FIG. 4D, the non-through hole 5 in which one end face of the hole serving as the end face electrode is closed with the insulating film 9. Almost in the center (X-
Y) is ultra-precisely cut with a cutting width of 0.05 mm to 0.20 mm to form a semi-cylindrical shape or a U-shaped conductive groove as an end surface electrode on the end surface of the wiring board. The configuration of the end surface electrode is a semi-cylindrical or U-shaped conductive groove 15 formed on the end surface of the insulating substrate 1 and a conductor layer 7 inside a hole formed on the inner peripheral surface of the conductive groove 15. An outer layer surface conductor on both sides of the upper outer layer surface conductor 6 and the lower outer layer surface conductor 8 in contact with the conductive groove 15;
This is a wiring board having an end face electrode 20 including a thin insulating film 9 having good heat resistance and covering one end face of the conductive groove 15.

【0021】前記の端面電極20を斜視図にしたのが図
3である。絶縁性基材1の端面に露呈して半円筒形状や
U字溝の導通溝15の一方、つまり電子部品素子や電子
部品搭載面側の導通溝端面を絶縁膜9で塞いでいるた
め、他の配線基板に半田付けで接続する導通溝15の内
周面に形成する穴内部の導体層7は、半田付け代とする
ため半田付性が良好でなければならない。
FIG. 3 is a perspective view of the end face electrode 20. One of the conductive grooves 15 having a semi-cylindrical shape or a U-shaped groove exposed to the end face of the insulating substrate 1, that is, the conductive groove end face on the electronic component element or electronic component mounting surface side is covered with the insulating film 9. The conductor layer 7 inside the hole formed on the inner peripheral surface of the conduction groove 15 connected to the wiring board by soldering must have good solderability in order to provide a soldering allowance.

【0022】図4(f)の電子部品や電子部品素子40
を配線基板に実装搭載する工程と、図4(g)の実装搭
載した電子部品、電子部品素子40、ボンディング・ワ
イヤ41などを被覆材料43で被覆する工程の後で、端
面電極とする穴の一方の穴端面を絶縁膜9で閉塞した非
貫通穴5のほぼ中央部(X−Y)を超精密に切断加工し
て図2に示すようなチップ部品30を作製する。このチ
ップ部品30の端面電極は絶縁性基材1の端面に露呈し
て形成する半円筒形状やU字溝の導通溝15と、この導
通溝15の内周面に形成する穴内部の導体層7と、前記
の導通溝15に接する両面外層表面導体と、前記の導通
溝15の一方の溝端面を塞ぐ耐熱性の良好な絶縁膜9
と、からなる端面電極端子を有するチップ部品30であ
る。前記、導通溝15の内周面に形成する穴内部の導体
層7は半田付性を良好にするため通常の銅めっき層の上
にNi−Auめっき層を形成することがあり、特にワイ
ヤ・ボンディング接続する配線基板ではNi−Auめっ
き層を形成することが多い。
The electronic component and the electronic component element 40 shown in FIG.
4g on the wiring board and the step of coating the mounted electronic component, the electronic component element 40, the bonding wire 41, and the like with the coating material 43 in FIG. A substantially central portion (X-Y) of the non-through hole 5 in which one end face is closed by the insulating film 9 is ultra-precisely cut to produce a chip component 30 as shown in FIG. The end surface electrode of the chip component 30 has a semi-cylindrical or U-shaped conductive groove 15 formed on the end surface of the insulating base material 1 and a conductive layer inside a hole formed on the inner peripheral surface of the conductive groove 15. 7, an outer surface conductor on both sides in contact with the conductive groove 15, and an insulating film 9 having good heat resistance for covering one groove end face of the conductive groove 15
And a chip component 30 having an end electrode terminal composed of: The conductor layer 7 inside the hole formed on the inner peripheral surface of the conductive groove 15 may be formed with a Ni-Au plating layer on a normal copper plating layer in order to improve solderability. A Ni-Au plating layer is often formed on a wiring board for bonding connection.

【0023】[0023]

【発明の効果】(1)配線基板に導通穴の一方の穴端面
部を絶縁膜で塞いだブラインドスルーホール穴構造とな
る非貫通穴を形成することにより電子部品や電子部品素
子を実装搭載する工程、および絶縁性材料やモールド樹
脂などの被覆材料で実装部品を被覆する工程とでフラッ
クス、半田、半田ペースト、接着剤、被覆材料、表面処
理剤などが配線基板の反対面側へ流出することがなくな
った。 (2)前記の導通穴の一方の穴端面部を絶縁膜で塞いだ
非貫通穴のほぼ中央部を切断し、半円筒形状やU字溝の
導通溝を配線基板、あるいはチップ部品の端面電極とし
て絶縁性基材の端面に露呈して形成し、特に前記導通溝
の内周面の導体層は前項(1)の接着剤や被覆材料など
の絶縁物質で汚染されないため半田付性がよく、さらに
従来の貫通穴への充填材料の充填作業やマスキングテー
プ作業が不要となり作業効率がよく、製造コストも安く
なり、さらに接続信頼性の高い配線基板、チップ部品お
よびそれらの製造方法を提供することができる。
(1) An electronic component or an electronic component element is mounted and mounted on a wiring board by forming a non-through hole having a blind through-hole hole structure in which one end face of a conduction hole is closed with an insulating film. Flux, solder, solder paste, adhesive, coating material, surface treatment agent, etc. leaks to the opposite side of the wiring board during the process and the process of coating the mounted component with a coating material such as an insulating material or mold resin Is gone. (2) A substantially central portion of a non-through hole in which one end surface of the conduction hole is closed with an insulating film is cut, and a conduction groove of a semi-cylindrical shape or a U-shaped groove is formed on an end surface electrode of a wiring board or a chip component. The conductive layer on the inner peripheral surface of the conductive groove is not contaminated with an insulating material such as the adhesive or the coating material described in (1) above, so that it has good solderability. Furthermore, there is no need for a conventional work of filling a filling material into a through-hole and a masking tape work, so that work efficiency is improved, manufacturing costs are reduced, and a wiring board, a chip component, and a method for manufacturing the same with high connection reliability are provided. Can be.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明による端面電極を有する配線基板の断面
図。
FIG. 1 is a sectional view of a wiring board having end electrodes according to the present invention.

【図2】本発明による端子を有するチップ部品の断面
図。
FIG. 2 is a sectional view of a chip component having a terminal according to the present invention.

【図3】本発明の端面電極部の斜視図。FIG. 3 is a perspective view of an end face electrode portion of the present invention.

【図4】本発明の配線基板およびチップ部品の製造工程
断面図。
FIG. 4 is a sectional view of a manufacturing process of the wiring board and the chip component of the present invention.

【符号の説明】[Explanation of symbols]

1…絶縁性基材 2…銅箔 3…貫通穴 4…導体層
5…非貫通穴 6…上部外層表面導体 7…穴内部の導体層 8…下部
外層表面導体 9…絶縁膜 10…配線基板 15…導通溝 20…端
面電極 30…チップ部品 40…電子部品素子 41…ボンデ
ィング・ワイヤ 42…接着剤 43…被覆材料
DESCRIPTION OF SYMBOLS 1 ... Insulating base material 2 ... Copper foil 3 ... Through-hole 4 ... Conductor layer
DESCRIPTION OF SYMBOLS 5 ... Non-through-hole 6 ... Upper outer layer surface conductor 7 ... Conductor layer inside a hole 8 ... Lower outer layer surface conductor 9 ... Insulating film 10 ... Wiring board 15 ... Conduction groove 20 ... End face electrode 30 ... Chip component 40 ... Electronic component element 41 ... bonding wire 42 ... adhesive 43 ... coating material

Claims (3)

【特許請求の範囲】[Claims] 【請求項1】 配線基板において、絶縁性基材と、絶縁
性基材を貫通する穴と、この貫通穴に接する両面の外層
導体と、前記の両面外層導体を導通させる穴の内壁に設
ける導体層と、この導通穴の一方の穴端面を塞ぐ絶縁膜
と、からなる非貫通穴を有することを特徴とする配線基
板。
In a wiring board, an insulating base material, a hole penetrating the insulating base material, outer conductors on both sides in contact with the through hole, and a conductor provided on an inner wall of the hole for conducting the outer conductor on both sides. A wiring board having a non-through hole comprising a layer and an insulating film for closing one end face of the conduction hole.
【請求項2】 請求項1の非貫通穴のほぼ中央部を切断
して形成する配線基板において、基板端面に露呈してい
る導通溝と、前記の導通溝の内周面に形成する導体層
と、前記の導通溝に接する両面外層導体と、前記の導通
溝の一方の溝端面を塞ぐ絶縁膜と、からなる端面電極を
有することを特徴とする配線基板。
2. A wiring board formed by cutting a substantially central portion of a non-through hole according to claim 1, wherein the conductive groove is exposed on an end face of the substrate and a conductive layer formed on an inner peripheral surface of the conductive groove. A wiring board, comprising: an end surface electrode comprising: a double-sided outer layer conductor in contact with the conductive groove; and an insulating film for closing one groove end surface of the conductive groove.
【請求項3】 以下の工程を含むことを特徴とする配線
基板の製造方法。 A)銅張り積層板に穴をあける工程 B)銅張り積層板の表面と穴の内壁に導体層を形成する
工程 C)エッチングレジストを形成し、不要な金属導体を除
去し、導体回路を形成する工程 D)所定の一方の外層導体、および貫通穴の一方の穴端
面を塞ぐ絶縁膜を形成する工程 E)必要な場合には、露出している外層導体および穴の
内壁の導体層に異質の金属めっき層を形成する工程
3. A method for manufacturing a wiring board, comprising the following steps. A) Step of drilling holes in the copper-clad laminate B) Step of forming a conductor layer on the surface of the copper-clad laminate and the inner walls of the holes C) Forming an etching resist, removing unnecessary metal conductors, and forming conductor circuits D) a step of forming a predetermined one outer layer conductor and an insulating film that closes one hole end face of the through hole E) If necessary, the exposed outer layer conductor and the conductor layer on the inner wall of the hole are different from each other. Forming a metal plating layer
JP6195198A 1998-02-27 1998-02-27 Wiring board and manufacture thereof Pending JPH11251704A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6195198A JPH11251704A (en) 1998-02-27 1998-02-27 Wiring board and manufacture thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6195198A JPH11251704A (en) 1998-02-27 1998-02-27 Wiring board and manufacture thereof

Publications (1)

Publication Number Publication Date
JPH11251704A true JPH11251704A (en) 1999-09-17

Family

ID=13186023

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6195198A Pending JPH11251704A (en) 1998-02-27 1998-02-27 Wiring board and manufacture thereof

Country Status (1)

Country Link
JP (1) JPH11251704A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009188154A (en) * 2008-02-06 2009-08-20 Meiko:Kk Printed circuit board and its production process

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009188154A (en) * 2008-02-06 2009-08-20 Meiko:Kk Printed circuit board and its production process

Similar Documents

Publication Publication Date Title
US7506437B2 (en) Printed circuit board having chip package mounted thereon and method of fabricating same
US5081562A (en) Circuit board with high heat dissipations characteristic
JP2842378B2 (en) High-density mounting structure for electronic circuit boards
JP3289858B2 (en) Method of manufacturing multi-chip module and method of mounting on printed wiring board
US6225028B1 (en) Method of making an enhanced organic chip carrier package
JP3951185B2 (en) Electronic components
JPH11251704A (en) Wiring board and manufacture thereof
JP3624512B2 (en) Manufacturing method of electronic component mounting board
JP2000114412A (en) Manufacture of circuit board
JP2002198461A (en) Plastic package and its manufacturing method
JPH11251487A (en) Chip component and manufacture thereof
JPH1074859A (en) Qfn semiconductor package
JPH08139225A (en) Semiconductor package and its manufacture
JP2001053191A (en) Substrate with electrode projections and manufacturing method thereof
JP2001237337A (en) Plastic package and method of manufacturing the same
JPH057071A (en) Surface packaging multilayer wiring board
KR19990002341A (en) Printed circuit board for mixing heterogeneous chip parts and manufacturing method
JPH118335A (en) Circuit board, manufacture thereof, and manufacturing semiconductor package using the same
JP2004342930A (en) Multilayer substrate having non-through conduction hole
JPH11214830A (en) Manufacture of substrate
JP2022175734A (en) Wiring board, component built-in wiring board, and method for manufacturing component built-in wiring board
JP3872395B2 (en) Manufacturing method of semiconductor element storage package
JPH08255870A (en) Electronic device mounting board and manufacture thereof
KR200382481Y1 (en) Printed circuit borad
KR20060084752A (en) Printed circuit borad and method for manufacturing thereof

Legal Events

Date Code Title Description
A977 Report on retrieval

Effective date: 20060126

Free format text: JAPANESE INTERMEDIATE CODE: A971007

A131 Notification of reasons for refusal

Effective date: 20060202

Free format text: JAPANESE INTERMEDIATE CODE: A131

A521 Written amendment

Effective date: 20060329

Free format text: JAPANESE INTERMEDIATE CODE: A523

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20060420

A521 Written amendment

Effective date: 20060606

Free format text: JAPANESE INTERMEDIATE CODE: A523

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20060706