JPH11213692A5 - - Google Patents
Info
- Publication number
- JPH11213692A5 JPH11213692A5 JP1998009957A JP995798A JPH11213692A5 JP H11213692 A5 JPH11213692 A5 JP H11213692A5 JP 1998009957 A JP1998009957 A JP 1998009957A JP 995798 A JP995798 A JP 995798A JP H11213692 A5 JPH11213692 A5 JP H11213692A5
- Authority
- JP
- Japan
- Prior art keywords
- data
- reed
- bits
- cell array
- byte
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Priority Applications (8)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP00995798A JP4099844B2 (ja) | 1998-01-21 | 1998-01-21 | メモリ装置 |
DE69932962T DE69932962T2 (de) | 1998-01-21 | 1999-01-21 | Kodierungsverfahren und Speicheranordnung |
US09/381,661 US6732322B1 (en) | 1998-01-21 | 1999-01-21 | Encoding method and memory device |
KR10-1999-7008621A KR100535291B1 (ko) | 1998-01-21 | 1999-01-21 | 엔코딩 방법 및 메모리 장치 |
EP04023697A EP1496519B1 (en) | 1998-01-21 | 1999-01-21 | Encoding method and memory apparatus |
EP99901130A EP0969480A4 (en) | 1998-01-21 | 1999-01-21 | CODING METHOD AND MEMORY DEVICE |
CN99800053A CN1256005A (zh) | 1998-01-21 | 1999-01-21 | 编码方法和存储装置 |
PCT/JP1999/000217 WO1999038170A1 (fr) | 1998-01-21 | 1999-01-21 | Procede de codage et dispositif de memoire |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP00995798A JP4099844B2 (ja) | 1998-01-21 | 1998-01-21 | メモリ装置 |
Publications (3)
Publication Number | Publication Date |
---|---|
JPH11213692A JPH11213692A (ja) | 1999-08-06 |
JPH11213692A5 true JPH11213692A5 (enrdf_load_html_response) | 2005-08-04 |
JP4099844B2 JP4099844B2 (ja) | 2008-06-11 |
Family
ID=11734437
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP00995798A Expired - Lifetime JP4099844B2 (ja) | 1998-01-21 | 1998-01-21 | メモリ装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP4099844B2 (enrdf_load_html_response) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2003077294A (ja) * | 2001-08-31 | 2003-03-14 | Mitsubishi Electric Corp | メモリ回路 |
JP2005056394A (ja) * | 2003-07-18 | 2005-03-03 | Toshiba Corp | 記憶装置及びメモリカード |
US8055979B2 (en) * | 2006-01-20 | 2011-11-08 | Marvell World Trade Ltd. | Flash memory with coding and signal processing |
KR100764750B1 (ko) | 2006-10-16 | 2007-10-08 | 삼성전자주식회사 | 유연한 어드레스 맵핑 스킴을 갖는 플래시 메모리 장치 |
KR101736337B1 (ko) | 2011-02-28 | 2017-05-30 | 삼성전자주식회사 | 비휘발성 메모리 장치, 상기 메모리 장치를 제어하는 컨트롤러, 및 상기 컨트롤러 동작 방법 |
DE102017103347B4 (de) * | 2017-02-17 | 2023-07-20 | Infineon Technologies Ag | Verarbeitung von daten in speicherzellen eines speichers |
-
1998
- 1998-01-21 JP JP00995798A patent/JP4099844B2/ja not_active Expired - Lifetime
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6052820A (en) | Error correction coding and decoding method, and circuit using said method | |
US8020060B2 (en) | Method of arranging data in a multi-level cell memory device | |
KR100535291B1 (ko) | 엔코딩 방법 및 메모리 장치 | |
US7398449B1 (en) | Encoding 64-bit data nibble error correct and cyclic-redundancy code (CRC) address error detect for use on a 76-bit memory module | |
US8930798B2 (en) | Data encoding in solid state storage devices | |
US20110119560A1 (en) | Flash Memory Device Error Correction Code Controllers and Related Methods and Memory Systems | |
KR100261790B1 (ko) | 에러 정정/검출회로와 반도체 기억장치 | |
US8572457B2 (en) | Outer code protection for solid state memory devices | |
JP2013524609A5 (enrdf_load_html_response) | ||
WO2008100415A4 (en) | Nonvolatile memory system | |
DE69526279D1 (de) | Flexible Fehlerkorrekturcode/Paritätsbit-Architektur | |
US5450423A (en) | Data error correcting/detecting system and apparatus compatible with different data bit memory packages | |
JPH11283396A (ja) | メモリ装置 | |
JPH11213692A5 (enrdf_load_html_response) | ||
JP4099844B2 (ja) | メモリ装置 | |
JP3777246B2 (ja) | ディスク記憶装置内の誤りを訂正するためのシステムおよび誤り制御チップ、ならびに符号化および復号化の方法 | |
JP6818667B2 (ja) | メモリシステム | |
JP2020135391A (ja) | メモリシステム | |
US8819331B2 (en) | Memory system and memory controller | |
JPH11212876A (ja) | 符号化方法およびそれを利用したメモリ装置 | |
WO2000070459A1 (en) | Error correction circuit and method for a memory device | |
JPH1173797A (ja) | 記憶装置 | |
JPH11213693A (ja) | メモリ装置 | |
JP2021033530A (ja) | メモリシステム | |
CN101447234A (zh) | 存储器模块及其写入及读取方法 |