JPH10143494A - スカラ/ベクトル演算の組み合わせられた単一命令複数データ処理 - Google Patents

スカラ/ベクトル演算の組み合わせられた単一命令複数データ処理

Info

Publication number
JPH10143494A
JPH10143494A JP9222417A JP22241797A JPH10143494A JP H10143494 A JPH10143494 A JP H10143494A JP 9222417 A JP9222417 A JP 9222417A JP 22241797 A JP22241797 A JP 22241797A JP H10143494 A JPH10143494 A JP H10143494A
Authority
JP
Japan
Prior art keywords
register
vector
instruction
scalar
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP9222417A
Other languages
English (en)
Japanese (ja)
Inventor
Moataz A Mohamed
エー モハメッド モアタズ
Heon Chul Park
チュル パク ヒョン
Le Trong Nguyen
トロン ギュエン リ
Roney Sau Don Wong
サー ドン ウォン ロニー
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of JPH10143494A publication Critical patent/JPH10143494A/ja
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/16Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/76Architectures of general purpose stored program computers
    • G06F15/80Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F17/00Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10Complex mathematical operations
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F17/00Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10Complex mathematical operations
    • G06F17/16Matrix or vector computation, e.g. matrix-matrix or matrix-vector multiplication, matrix factorization
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003Arrangements for executing specific machine instructions
    • G06F9/30007Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30036Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003Arrangements for executing specific machine instructions
    • G06F9/30007Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30036Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
    • G06F9/30038Instructions to perform operations on packed data, e.g. vector, tile or matrix operations using a mask
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38Concurrent instruction execution, e.g. pipeline or look ahead
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06TIMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00General purpose image data processing
    • G06T1/20Processor architectures; Processor configuration, e.g. pipelining
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00Television systems
    • H04N7/24Systems for the transmission of television signals using pulse code modulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Computer Hardware Design (AREA)
  • Data Mining & Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Mathematical Analysis (AREA)
  • Computational Mathematics (AREA)
  • Pure & Applied Mathematics (AREA)
  • Databases & Information Systems (AREA)
  • Algebra (AREA)
  • Computing Systems (AREA)
  • Signal Processing (AREA)
  • Multimedia (AREA)
  • Complex Calculations (AREA)
  • Advance Control (AREA)
  • Executing Machine-Instructions (AREA)
JP9222417A 1996-08-19 1997-08-19 スカラ/ベクトル演算の組み合わせられた単一命令複数データ処理 Pending JPH10143494A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US69958596A 1996-08-19 1996-08-19
US08/699585 1996-08-19

Publications (1)

Publication Number Publication Date
JPH10143494A true JPH10143494A (ja) 1998-05-29

Family

ID=24809983

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9222417A Pending JPH10143494A (ja) 1996-08-19 1997-08-19 スカラ/ベクトル演算の組み合わせられた単一命令複数データ処理

Country Status (6)

Country Link
JP (1) JPH10143494A (zh)
KR (1) KR100267089B1 (zh)
CN (1) CN1152300C (zh)
DE (1) DE19735349B4 (zh)
FR (1) FR2752629B1 (zh)
TW (1) TW346595B (zh)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111095242A (zh) * 2017-07-24 2020-05-01 特斯拉公司 向量计算单元
KR20220003666A (ko) * 2017-04-03 2022-01-10 구글 엘엘씨 벡터 감소 프로세서
US11893393B2 (en) 2017-07-24 2024-02-06 Tesla, Inc. Computational array microprocessor system with hardware arbiter managing memory requests

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103002276B (zh) * 2011-03-31 2017-10-03 Vixs系统公司 多格式视频解码器及解码方法
US20140082333A1 (en) * 2011-12-22 2014-03-20 Elmoustapha Ould-Ahmed-Vall Systems, apparatuses, and methods for performing an absolute difference calculation between corresponding packed data elements of two vector registers
CN104011664B (zh) * 2011-12-23 2016-12-28 英特尔公司 使用三个标量项的超级乘加(超级madd)指令
CN102750133B (zh) * 2012-06-20 2014-07-30 中国电子科技集团公司第五十八研究所 支持simd的32位三发射的数字信号处理器
KR102179385B1 (ko) 2013-11-29 2020-11-16 삼성전자주식회사 명령어를 실행하는 방법 및 프로세서, 명령어를 부호화하는 방법 및 장치 및 기록매체
GB2543303B (en) * 2015-10-14 2017-12-27 Advanced Risc Mach Ltd Vector data transfer instruction
CN114116513B (zh) * 2021-12-03 2022-07-29 中国人民解放军战略支援部队信息工程大学 多指令集架构向risc-v指令集架构的寄存器映射方法及装置

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5081573A (en) * 1984-12-03 1992-01-14 Floating Point Systems, Inc. Parallel processing system
US5001662A (en) * 1989-04-28 1991-03-19 Apple Computer, Inc. Method and apparatus for multi-gauge computation
JPH04336378A (ja) * 1991-05-14 1992-11-24 Nec Corp 情報処理装置
US5669013A (en) * 1993-10-05 1997-09-16 Fujitsu Limited System for transferring M elements X times and transferring N elements one time for an array that is X*M+N long responsive to vector type instructions
EP0681236B1 (en) * 1994-05-05 2000-11-22 Conexant Systems, Inc. Space vector data path

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20220003666A (ko) * 2017-04-03 2022-01-10 구글 엘엘씨 벡터 감소 프로세서
CN111095242A (zh) * 2017-07-24 2020-05-01 特斯拉公司 向量计算单元
US11893393B2 (en) 2017-07-24 2024-02-06 Tesla, Inc. Computational array microprocessor system with hardware arbiter managing memory requests
CN111095242B (zh) * 2017-07-24 2024-03-22 特斯拉公司 向量计算单元
US12086097B2 (en) 2017-07-24 2024-09-10 Tesla, Inc. Vector computational unit

Also Published As

Publication number Publication date
KR100267089B1 (ko) 2000-11-01
FR2752629B1 (fr) 2005-08-26
KR19980018065A (ko) 1998-06-05
FR2752629A1 (fr) 1998-02-27
CN1188275A (zh) 1998-07-22
CN1152300C (zh) 2004-06-02
DE19735349A1 (de) 1998-04-02
DE19735349B4 (de) 2006-12-14
TW346595B (en) 1998-12-01

Similar Documents

Publication Publication Date Title
JPH10134036A (ja) マルチメディア信号プロセッサの単一命令多重データ処理
KR100236527B1 (ko) 벡터 레지스터의 복수 뱅크를 사용한 단일 명령복수 데이터 처 리
EP0927393B1 (en) Digital signal processing integrated circuit architecture
JP2835103B2 (ja) 命令指定方法及び命令実行方式
US5901301A (en) Data processor and method of processing data
EP0901071B1 (en) Methods for interfacing a processor to a coprocessor
JP3983394B2 (ja) 幾何学処理プロセッサ
US7487338B2 (en) Data processor for modifying and executing operation of instruction code according to the indication of other instruction code
US11500631B2 (en) Method and apparatus for implied bit handling in floating point multiplication
US5969975A (en) Data processing apparatus registers
JPH1091443A (ja) 情報処理回路、マイクロコンピュータ及び電子機器
JP2581236B2 (ja) データ処理装置
JPH0766324B2 (ja) データ処理装置
JPH10143494A (ja) スカラ/ベクトル演算の組み合わせられた単一命令複数データ処理
US5958000A (en) Two-bit booth multiplier with reduced data path width
KR100267092B1 (ko) 멀티미디어신호프로세서의단일명령다중데이터처리
EP0927390B1 (en) Processing of conditional select and move instructions
US6925548B2 (en) Data processor assigning the same operation code to multiple operations
US20070143579A1 (en) Integrated data processor
US6275925B1 (en) Program execution method and program execution device
KR20000048529A (ko) 데이터 처리장치의 레지스터 제어
US6115805A (en) Non-aligned double word fetch buffer
JPH1115660A (ja) マイクロプロセッサ
JP4382076B2 (ja) データ処理装置
Papamichalis Introduction to the TMS320 Family of Digital Signal Processors