JPH098439A - Mounting technique - Google Patents

Mounting technique

Info

Publication number
JPH098439A
JPH098439A JP15306395A JP15306395A JPH098439A JP H098439 A JPH098439 A JP H098439A JP 15306395 A JP15306395 A JP 15306395A JP 15306395 A JP15306395 A JP 15306395A JP H098439 A JPH098439 A JP H098439A
Authority
JP
Japan
Prior art keywords
lead
land
electronic component
interface
melting point
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP15306395A
Other languages
Japanese (ja)
Other versions
JP3688347B2 (en
Inventor
Atsushi Yamaguchi
敦史 山口
Tetsuo Fukushima
哲夫 福島
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP15306395A priority Critical patent/JP3688347B2/en
Publication of JPH098439A publication Critical patent/JPH098439A/en
Application granted granted Critical
Publication of JP3688347B2 publication Critical patent/JP3688347B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341Surface mounted components
    • H05K3/3421Leaded components
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/3457Solder materials or compositions; Methods of application thereof
    • H05K3/3478Applying solder preforms; Transferring prefabricated solder patterns
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/3489Composition of fluxes; Methods of application thereof; Other methods of activating the contact surfaces
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/3494Heating methods for reflowing of solder

Abstract

PURPOSE: To prevent a bridge from being generated between leads and to make a junction part, which does not contain lead, form between the lead and a land by a method wherein a low-melting point metal layer is provided in the interface between the lead and the land, a heating and a pressing are simultaneously performed on the metal layer by a heating tool, the adherence of the lead to the land is improved and a diffusion of a low-melting point metal is generated in the respective mother materials of the lead and the land. CONSTITUTION: An insert metal layer 5, which is a low-melting point metal layer, is inserted in the interface between a lead 1a of an electronic component and a land 3 on a printed board as a junction medium and the metal layer 5 is heated and pressed by a heating tool 6. Then, a bonding flux is applied on the metal layer 5 for a mounting of the electronic component and the removal of an oxide film in the junction part between the lead 1a and the land 3 and a thermocompression bonding of the lead 1a to the land 3 is conducted by heating and pressing the metal layer 5 by the tool 6. An unnecessary bonding flux in the interface of the junction part is made to eliminate from the interface and interfacial diffusions of a low-melting point metal are mutually made to generate in the respective mother materials of the lead 1a and the land 3.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は狭リードピッチ電子部品
の実装工法に関するものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a mounting method for a narrow lead pitch electronic component.

【0002】[0002]

【従来の技術】近年の電気電子産業において、製品の小
型化にともない電子部品の小型化、回路基板への高密度
実装化が急速に進んでいる。チップ部品においては1m
m×0.5mmのサイズのもの(1005チップ部品)
も使用されている。また、図4に示すクワッドフラット
パッケージ(以下、QFPという)においては、リード
ピッチが0.5mmから0.4mm、0.3mmへと狭
ピッチ化が進んできている。また、液晶に代表されるT
CP実装においても、ディスプレイの小型化、狭額縁化
により狭パターンピッチ化、狭リードピッチ化が急速に
進んでいる。
2. Description of the Related Art In the electric and electronic industry in recent years, miniaturization of electronic parts and high-density mounting on a circuit board are rapidly advancing along with miniaturization of products. 1m for chip parts
mx 0.5mm size (1005 chip parts)
Is also used. In the quad flat package (hereinafter, referred to as QFP) shown in FIG. 4, the lead pitch has been narrowed from 0.5 mm to 0.4 mm and 0.3 mm. In addition, T represented by liquid crystal
Also in CP mounting, a narrower pattern pitch and a narrower lead pitch are rapidly advancing due to downsizing of displays and narrowing of frame.

【0003】以下、従来の電子部品の表面実装における
はんだ付け部の構成を図5により説明する。まずプリン
ト基板2上のランド3に印刷によりクリームはんだ4を
80μmから150μmの厚さで供給し、次に電子部品
をクリームはんだの粘着力を利用して、プリント基板上
にQFPを装着し、引き続き加熱炉中で昇温させること
により、はんだを溶融させはんだ付けを行っていた。
The structure of the soldering portion in the conventional surface mounting of electronic components will be described below with reference to FIG. First, the cream solder 4 is supplied to the land 3 on the printed circuit board 2 by printing in a thickness of 80 μm to 150 μm, and then the electronic parts are mounted with the QFP on the printed circuit board by utilizing the adhesive force of the cream solder. Soldering was performed by melting the solder by raising the temperature in a heating furnace.

【0004】また、鉛の毒性が深刻な社会問題となりつ
つあるが、現在一般に使用されているはんだ中には、そ
の組成のうち約40重量%もの鉛が含まれている。
Further, although the toxicity of lead is becoming a serious social problem, about 40% by weight of lead is contained in the solder which is generally used at present.

【0005】[0005]

【本発明が解決しようとする問題点】しかしながら、上
記のようなクリームはんだの印刷技術を用いたはんだ付
け方法においては、リードの狭ピッチ化が進むと、その
印刷に限界が生じる。すなわち、リードの狭ピッチ化に
ともない、リード間のはんだブリッジが急激に増加する
という問題点を有していた。現在では、クリームはんだ
の印刷はリードピッチが0.3mmが限界であると考え
られている。
However, in the soldering method using the cream solder printing technique as described above, if the lead pitch becomes narrower, the printing will be limited. That is, there has been a problem that the solder bridge between the leads sharply increases as the lead pitch becomes narrower. At present, it is considered that the lead pitch of printing of cream solder is 0.3 mm.

【0006】本発明は上記の問題点に鑑み、クリームは
んだを使用することなしに、リードとランドを熱圧着に
よりそれぞれの母材を直接接合し、リード間にブリッジ
を発生させることなく、しかも鉛を含まない接合部を形
成することを可能にするものである。
In view of the above problems, the present invention directly joins the lead and the land by thermocompression bonding the respective base materials without using the cream solder, does not generate a bridge between the leads, and is lead-free. It is possible to form a joint portion not including.

【0007】[0007]

【問題点を解決するための手段】上記の問題点を解決す
るため、本発明の実装工法は、クリームはんだを使用せ
ず、リードとランド界面に低融点金属層(以下、インサ
ートメタルという)を設け、加熱ツールにより加熱及び
加圧を同時に行い、リードとランドの密着性を向上さ
せ、拡散を生じさせることにより、リード間にブリッジ
を発生させることなく、リードとランドの母材間に鉛を
含まない接合部を形成することを可能にするものであ
る。
[Means for Solving the Problems] In order to solve the above problems, the mounting method of the present invention uses a low melting point metal layer (hereinafter referred to as insert metal) at the interface between the lead and the land without using cream solder. By providing and heating and pressing at the same time with a heating tool to improve the adhesion between the lead and the land and to cause diffusion, lead is not generated between the lead and the land base material without generating a bridge between the leads. It is possible to form a joint portion that does not include.

【0008】さらに、電子部品のリードまたはプリント
基板上のランドにあらかじめ低融点金属材料を直接被覆
して接合媒体の形成を行うことを特徴とし、接合媒体と
しての低融点金属材料の被覆厚さが合計10μm以下と
なることを特徴とするものである。さらに熱源としてレ
ーザを用い、加圧ツールとして使用レーザ波長域におい
て透過率に優れる光学結晶あるいはガラスを用いること
により、レーザ照射部に接合部を形成することを特徴と
するものである。
Further, the lead of the electronic component or the land on the printed circuit board is directly coated with the low melting point metal material in advance to form the bonding medium, and the coating thickness of the low melting point metal material as the bonding medium is It is characterized in that the total is 10 μm or less. Further, a laser is used as a heat source, and an optical crystal or glass having a high transmittance in a used laser wavelength region is used as a pressing tool to form a bonding portion at a laser irradiation portion.

【0009】[0009]

【作用】本発明は上記した実装工法によって、リードと
ランド界面のインサートメタルが加熱と加圧により溶融
し、リードとランドの密着性を向上させ、リードとラン
ド母材に拡散接合をすることにより、クリームはんだ使
用時のようなブリッジの発生およびはんだ中の鉛の含有
による毒性の問題を解消することができる。
According to the present invention, by the mounting method described above, the insert metal at the interface between the lead and the land is melted by heating and pressing, the adhesion between the lead and the land is improved, and the lead and the land base material are diffusion-bonded. It is possible to solve the problem of toxicity due to the occurrence of bridge and the inclusion of lead in the solder, such as when using cream solder.

【0010】また、レーザを加熱源とし、レーザ波長域
で透過率に優れる加圧ツールを用いて熱圧着することに
より、電子部品の熱によるダメージを少なくし、リード
間ブリッジのない接合が可能となる。
Further, by using a laser as a heating source and thermocompression bonding using a pressure tool having excellent transmittance in the laser wavelength range, damage of electronic parts due to heat can be reduced and bonding without lead bridges is possible. Become.

【0011】[0011]

【実施例】【Example】

(実施例1)以下、本発明の一実施例の実装工法につい
て図面を参照しながら説明する。図1は本発明の第1の
実施例における実装工法の接合部断面を示すものであ
る。図1において、1aは図4で示したQFP1のリー
ド、2はプリント基板、3はランド、5は低融点金属層
であるインサートメタル、6は加熱ツールである。
(Embodiment 1) Hereinafter, a mounting method according to an embodiment of the present invention will be described with reference to the drawings. FIG. 1 shows a cross section of a joint portion in a mounting method according to a first embodiment of the present invention. In FIG. 1, 1a is a lead of the QFP 1 shown in FIG. 4, 2 is a printed circuit board, 3 is a land, 5 is insert metal which is a low melting point metal layer, and 6 is a heating tool.

【0012】以上のように構成された実装工法につい
て、以下図1及び図2を用いて説明する。図1は電子部
品のリード1aとプリント基板上のランド3界面に低融
点金属層であるインサートメタル5を接合媒体として挿
入し、加熱ツール6により加熱、加圧する第1の実施例
の断面図である。
The mounting method constructed as described above will be described below with reference to FIGS. 1 and 2. FIG. 1 is a cross-sectional view of a first embodiment in which an insert metal 5 which is a low melting point metal layer is inserted as a joining medium at an interface between a lead 1a of an electronic component and a land 3 on a printed board, and a heating tool 6 heats and pressurizes the same. is there.

【0013】この実施例においては、電子部品のリード
1aとプリント基板上のランド3界面にインサートメタ
ル5を挿入した後に、電子部品の装着及び接合部の酸化
膜除去のため、ボンドフラックスを塗布し、加熱ツール
6により加熱、加圧することにより熱圧着を行い、接合
部界面には不要なボンドフラックスを界面から排出さ
せ、リード1aおよびランド3のそれぞれの母材に相互
に界面拡散を生じさせ、電子部品のリード1aとプリン
ト基板上のランド3界面にはんだを介さず直接接合部を
形成する。
In this embodiment, after inserting the insert metal 5 at the interface between the lead 1a of the electronic component and the land 3 on the printed circuit board, bond flux is applied for mounting the electronic component and removing the oxide film at the joint. , Thermocompression bonding is performed by heating and pressurizing with the heating tool 6, unnecessary bond flux is discharged from the interface to the joint interface, and interfacial diffusion is caused in the respective base materials of the lead 1 a and the land 3. A joint portion is formed directly on the interface between the lead 1a of the electronic component and the land 3 on the printed board without using solder.

【0014】インサートメタルの厚さは適宜選択可能で
あるが、10μm以下が好ましい。インサートメタルの
厚さが10μmを超えると熱圧着の際、リードおよびラ
ンドの母材同士の拡散がインサート金属により妨げら
れ、接合強度が不足する。インサートメタルの厚さが1
0μm以下のとき、リードおよびランドの母材間に良好
な接合界面を形成することが可能になる。
The thickness of the insert metal can be appropriately selected, but is preferably 10 μm or less. When the thickness of the insert metal exceeds 10 μm, the diffusion of the leads and the base material of the lands is hindered by the insert metal during thermocompression bonding, resulting in insufficient joint strength. Thickness of insert metal is 1
When it is 0 μm or less, it becomes possible to form a good bonding interface between the lead and the base material of the land.

【0015】次に、図2(a)(b)はインサートメタ
ル5の被覆部分を示すものであって、リード1a表面と
ランド3表面にインサートメタル5が直接被覆されてい
る。このインサートメタル5を被覆したランド3に、イ
ンサートメタル5を被覆したQFP1のリード1aを装
着する前に、ボンドフラックスを塗布することによりラ
ンドに粘着力をもたせQFP1の固定を容易にし、リー
ド1a及びランド3表面に形成された酸化膜を除去し、
接合界面に清浄な金属面を露出させることができる。次
に、図1の実施例と同様に加熱ツール6で加熱及び加圧
をすることにより、接合部界面には不要なボンドフラッ
クスを界面から排出させ、リードとランド界面に拡散を
生じさせ、それぞれの母材間に良好な接合部の形成を可
能にした。
Next, FIGS. 2A and 2B show the coated portion of the insert metal 5, in which the surface of the lead 1a and the surface of the land 3 are directly coated with the insert metal 5. Before mounting the lead 1a of the QFP1 coated with the insert metal 5 on the land 3 coated with the insert metal 5, a bond flux is applied to make the land have an adhesive force to facilitate the fixing of the QFP1 and to lead 1a and The oxide film formed on the surface of the land 3 is removed,
A clean metal surface can be exposed at the bonding interface. Next, as in the embodiment of FIG. 1, by heating and pressurizing with the heating tool 6, unnecessary bond flux is discharged from the interface to cause a diffusion at the interface between the lead and the land. It was possible to form a good joint between the base materials.

【0016】以上のように本実施例によれば、電子部品
の実装時に、クリームはんだを使用せず、電子部品のリ
ードとランドをその界面にインサートメタルを介して熱
圧着することによりリード間にブリッジ不良を発生させ
ることなくリードとランドのそれぞれの母材間に良好な
接合部を形成させることができた。 (実施例2)以下本発明の第2の実施例について図面を
参照しながら説明する。
As described above, according to this embodiment, when the electronic component is mounted, the solder and the land of the electronic component are thermocompression bonded to each other through the insert metal without using the cream solder. A good joint could be formed between the respective base materials of the lead and the land without causing a bridging defect. (Embodiment 2) Hereinafter, a second embodiment of the present invention will be described with reference to the drawings.

【0017】図3は本発明の第2の実施例を示す実装工
法の接合部断面図を示すものである。同図において、1
aは図4で示したQFP1のリード、2はプリント基
板、3はランド、5は低融点金属層であるインサートメ
タルで、図1の構成と同様なものである。一方、図1で
は加熱ツール6により加熱及び加圧を行っていたのに対
し、図3においては加熱ツールを、加圧ツール7とレー
ザによる加熱源8に分けて設けている。
FIG. 3 is a sectional view of a joint portion of a mounting method showing a second embodiment of the present invention. In the figure, 1
a is a lead of the QFP 1 shown in FIG. 4, 2 is a printed circuit board, 3 is a land, and 5 is an insert metal which is a low melting point metal layer, and has the same structure as that of FIG. On the other hand, in FIG. 1, heating and pressing are performed by the heating tool 6, whereas in FIG. 3, the heating tool is divided into a pressing tool 7 and a laser heating source 8.

【0018】以上のように構成された実装工法につい
て、以下図3を用いてその接合プロセスを説明する。イ
ンサートメタル5を被覆したランド3に、インサートメ
タル5を被覆したQFP1のリード1aを装着する前
に、ボンドフラックスを塗布し、ランドに粘着力をもた
せ、QFP1の固定を容易にするとともに、リード1a
及びランド3表面に形成された酸化膜を除去し、接合界
面に清浄な金属面を露出させる。以上の工程は第1の実
施例と同様である。一方、第1の実施例と異なるのは、
レーザを加熱源8として用い、レーザ照射部を急激に温
度上昇をさせることにより、接合時間を短くし、電子部
品への熱によるダメージを少なくすることである。この
場合、レーザ波長域での透過率に優れる加圧ツール7を
用いることにより、レーザのエネルギー損失を最小限に
抑え、効率の良い熱エネルギー供給を可能にした。この
ように加熱及び加圧を同時に行うことにより、接合部界
面での不要なボンドフラックスを接合界面から排出さ
せ、リード1aとランド3のそれぞれの母材界面に拡散
を生じさせ密着性に優れた良好な接合部の形成を可能に
した。また、レーザを加熱源8とし、レーザ波長域で透
過率に優れた材料であるガラスまたは光学結晶を加圧ツ
ール7として用いることにより短時間で接合が可能にな
り、加圧ツール7へのインサートメタルの付着も低減す
ることができた。
With respect to the mounting method constructed as above, the joining process will be described below with reference to FIG. Before mounting the lead 1a of the QFP1 coated with the insert metal 5 on the land 3 coated with the insert metal 5, a bond flux is applied to make the land have an adhesive force to facilitate the fixing of the QFP1 and to lead 1a.
Also, the oxide film formed on the surface of the land 3 is removed to expose a clean metal surface at the bonding interface. The above steps are the same as in the first embodiment. On the other hand, the difference from the first embodiment is that
By using a laser as the heating source 8 and rapidly raising the temperature of the laser irradiation part, the joining time is shortened and the damage to the electronic parts due to heat is reduced. In this case, by using the pressure tool 7 having excellent transmittance in the laser wavelength region, the energy loss of the laser was minimized, and efficient heat energy supply was enabled. By simultaneously performing heating and pressurizing in this way, unnecessary bond flux at the joint interface is discharged from the joint interface, diffusion is caused at the respective base material interfaces of the lead 1a and the land 3, and excellent adhesion is achieved. It enabled the formation of a good joint. Further, by using a laser as the heating source 8 and using glass or an optical crystal, which is a material having excellent transmittance in the laser wavelength range, as the pressing tool 7, bonding can be performed in a short time, and the insert into the pressing tool 7 can be performed. Adhesion of metal was also reduced.

【0019】以上のように、本実施例においてレーザを
加熱源にし、レーザ波長域において透過率に優れる加圧
ツールを用いて接合を行うことにより、電子部品の熱に
よるダメージを少なくし、リード間ブリッジのない接合
が可能となり、また加圧ツールへのインサートメタルの
付着を低減できるので、加圧ツールのクリーニング回数
を低減することが可能となり、能率良く電子部品の実装
を行うことができた。また、はんだを使用しない実装工
法であるので、はんだ中に含まれる鉛の毒性についての
問題も解消することができる。なお、第1の実施例、第
2の実施例において狭リードピッチ電子部品(特にQF
P)の接合プロセスとして説明しているが、テープキャ
リアパッケージ(TCP)における接合に関しても同様
な効果を得ることが可能である。
As described above, in the present embodiment, the laser is used as the heating source and the bonding is performed by using the pressure tool having the excellent transmittance in the laser wavelength range to reduce the heat damage to the electronic parts and reduce the inter-lead gap. Since bridgeless bonding is possible and the adhesion of insert metal to the pressure tool can be reduced, it is possible to reduce the number of times the pressure tool is cleaned, and electronic components can be mounted efficiently. Further, since the mounting method does not use solder, the problem of toxicity of lead contained in solder can be solved. In the first and second embodiments, narrow lead pitch electronic components (particularly QF
Although it is described as the joining process of P), the same effect can be obtained for joining in the tape carrier package (TCP).

【0020】[0020]

【発明の効果】以上のように本発明は、電子部品のリー
ドフレームとプリント基板上のランド界面に低融点金属
層を接合媒体として挿入し、さらに電子部品の装着及び
接合部の酸化膜を除去するため、ボンドフラックスを塗
布し、ヒートツールによる加熱及び加圧を同時に行うこ
とにより、電子部品のリードとプリント基板上のランド
界面からボンドフラックスを排出させ、リード及びラン
ド母材の拡散による接合部を形成し密着性を向上させる
ことができ、狭リードピッチ電子部品のリード間のブリ
ッジ不良をなくすことができる。また、はんだを使用し
ないことから、鉛の毒性についての問題も解消される。
As described above, according to the present invention, the low melting point metal layer is inserted as a joining medium at the interface between the lead frame of the electronic component and the land on the printed circuit board, and further, the mounting of the electronic component and the removal of the oxide film at the joining portion. Therefore, by applying bond flux, and simultaneously heating and pressurizing with a heat tool, the bond flux is discharged from the interface between the lead of the electronic component and the land on the printed circuit board, and the joint portion is formed by diffusion of the lead and the land base material. Can be formed to improve the adhesiveness, and bridge defects between the leads of a narrow lead pitch electronic component can be eliminated. Also, since no solder is used, the problem of lead toxicity is eliminated.

【0021】また、レーザを加熱源として用い、レーザ
波長域で透過率に優れる加圧ツールを用いて熱圧着する
ことにより電子部品の熱によるダメージを少なくし、リ
ード間ブリッジのない接合が可能となり、また加圧ツー
ルへのインサートメタルの付着を低減できるので、加圧
ツールのクリーニング回数を低減することが可能とな
り、能率良く電子部品の実装を行うことができる。
Further, by using a laser as a heating source and thermocompression bonding with a pressure tool having an excellent transmittance in the laser wavelength range, it is possible to reduce the damage of electronic parts due to heat and to achieve a bonding without a bridge between leads. Further, since the adhesion of the insert metal to the pressure tool can be reduced, the frequency of cleaning the pressure tool can be reduced and the electronic components can be mounted efficiently.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の第1の実施例を示す断面図である。FIG. 1 is a sectional view showing a first embodiment of the present invention.

【図2】(a)電子部品リードへインサートメタルを被
覆したときの断面図である。 (b)ランドへインサートメタルを被覆したときの断面
図である。
FIG. 2 (a) is a cross-sectional view of the electronic component lead coated with insert metal. (B) It is sectional drawing at the time of covering the land with insert metal.

【図3】本発明の第2の実施例を示す断面図である。FIG. 3 is a sectional view showing a second embodiment of the present invention.

【図4】(a)電子部品の一例としてのクワットフラッ
トパッケージ(QFP)の斜視図である。 (b)クワッドフラットパッケージ(QFP)の断面図
である。
FIG. 4A is a perspective view of a quat flat package (QFP) as an example of an electronic component. (B) It is sectional drawing of a quad flat package (QFP).

【図5】従来の電子部品のはんだ付け部の断面図であ
る。
FIG. 5 is a sectional view of a soldering portion of a conventional electronic component.

【符号の説明】[Explanation of symbols]

1 電子部品 1a 電子部品のリード 2 プリント基板 3 ランド 4 クリームはんだ 5 インサートメタル 6 加熱ツール 7 加圧ツール 8 レーザ熱源 1 Electronic Component 1a Electronic Component Lead 2 Printed Circuit Board 3 Land 4 Cream Solder 5 Insert Metal 6 Heating Tool 7 Pressurizing Tool 8 Laser Heat Source

Claims (4)

【特許請求の範囲】[Claims] 【請求項1】 電子部品の実装時に、電子部品のリード
とプリント基板上のランド界面に低融点金属材料を接合
媒体として挿入し、電子部品の装着及び接合部の酸化膜
除去のため、ボンドフラックスを塗布し、加熱ツールに
より加熱、加圧することにより熱圧着を行い、リードお
よびランドのそれぞれの母材に相互に界面拡散を生じさ
せ、電子部品のリードとプリント基板上のランド界面に
はんだを介さず直接接合部を形成することを特徴とする
実装工法。
1. When mounting an electronic component, a low melting point metal material is inserted as a bonding medium at the interface between the lead of the electronic component and the land on the printed circuit board to bond the electronic component and to remove an oxide film from the bonding portion. Is applied, and thermocompression bonding is performed by heating and pressurizing with a heating tool, causing interfacial diffusion between the respective lead and land base materials, and solder is interposed between the electronic component lead and the land interface on the printed circuit board. A mounting method characterized by directly forming a joint portion.
【請求項2】 電子部品のリードまたはプリント基板上
のランドにあらかじめ低融点金属材料を直接被覆して接
合媒体の形成を行うことを特徴とする請求項1記載の実
装工法。
2. The mounting method according to claim 1, wherein the lead of the electronic component or the land on the printed circuit board is directly coated with the low melting point metal material in advance to form the bonding medium.
【請求項3】 接合媒体としての低融点金属材料の被覆
厚さが合計10μm以下となることを特徴とする請求項
1記載の実装工法。
3. The mounting method according to claim 1, wherein the coating thickness of the low melting point metal material as the bonding medium is 10 μm or less in total.
【請求項4】 加熱ツールとしてレーザを用い、加圧ツ
ールとして加熱ツールのレーザ波長域において透過率に
優れる光学結晶あるいはガラスを用い、レーザ照射部に
接合部を形成することを特徴とする請求項1記載の実装
工法。
4. A laser is used as the heating tool, and an optical crystal or glass having excellent transmittance in the laser wavelength range of the heating tool is used as the pressing tool, and the bonding portion is formed at the laser irradiation portion. Mounting method described in 1.
JP15306395A 1995-06-20 1995-06-20 Electronic component mounting method Expired - Fee Related JP3688347B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP15306395A JP3688347B2 (en) 1995-06-20 1995-06-20 Electronic component mounting method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15306395A JP3688347B2 (en) 1995-06-20 1995-06-20 Electronic component mounting method

Publications (2)

Publication Number Publication Date
JPH098439A true JPH098439A (en) 1997-01-10
JP3688347B2 JP3688347B2 (en) 2005-08-24

Family

ID=15554179

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15306395A Expired - Fee Related JP3688347B2 (en) 1995-06-20 1995-06-20 Electronic component mounting method

Country Status (1)

Country Link
JP (1) JP3688347B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002093984A (en) * 2000-09-14 2002-03-29 Miyachi Technos Corp Lead frame brazing method in electronic component package
US20150382480A1 (en) * 2014-06-30 2015-12-31 Kulicke And Soffa Industries, Inc. Thermocompression bonders, methods of operating thermocompression bonders, and interconnect methods for fine pitch flip chip assembly

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002093984A (en) * 2000-09-14 2002-03-29 Miyachi Technos Corp Lead frame brazing method in electronic component package
US20150382480A1 (en) * 2014-06-30 2015-12-31 Kulicke And Soffa Industries, Inc. Thermocompression bonders, methods of operating thermocompression bonders, and interconnect methods for fine pitch flip chip assembly
US9426898B2 (en) * 2014-06-30 2016-08-23 Kulicke And Soffa Industries, Inc. Thermocompression bonders, methods of operating thermocompression bonders, and interconnect methods for fine pitch flip chip assembly

Also Published As

Publication number Publication date
JP3688347B2 (en) 2005-08-24

Similar Documents

Publication Publication Date Title
JPH09237963A (en) Method and device for supplying solder and solder bonding method
JP3054056B2 (en) Soldering method
JP3688347B2 (en) Electronic component mounting method
JP2009010302A (en) Method for forming solder paste layer
JP2626001B2 (en) Fluxless joining method
JPH03218645A (en) Mounting of semiconductor device
JPH02152246A (en) Fluxless bonding
KR100226716B1 (en) Semiconductor parts and method for manufacturing the same
JPH06196486A (en) Bump forming method and device
JPH1140610A (en) Method of mounting work fitted with bump
JP2000049450A (en) Soldering of electronic component
JPH04309494A (en) Production of solder clad material
JP2954783B2 (en) How to join printed wiring boards and terminals
JPH0729942A (en) Repair method of electronic device
JPS63177584A (en) Assembly of hybrid integrated circuit
JPH03222341A (en) Semiconductor manufacturing device
JPH01187787A (en) Soldering method for hybrid integrated circuit
JPH08250848A (en) Soldering method for chip
JPS61113245A (en) Manufacture of semiconductor device
JPH06286148A (en) Bonding method for ink jet printing head
JPH1050916A (en) Composite lead frame
JPH0465158A (en) Manufacture of semiconductor device
JPS6245465A (en) Soldering method
JPS6174393A (en) Soldering method
JPH0463488A (en) Mounting method for electronic component

Legal Events

Date Code Title Description
A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20040831

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20041019

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20041220

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20050329

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20050517

A911 Transfer of reconsideration by examiner before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20050520

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20050607

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20050608

R150 Certificate of patent (=grant) or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080617

Year of fee payment: 3

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090617

Year of fee payment: 4

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100617

Year of fee payment: 5

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100617

Year of fee payment: 5

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110617

Year of fee payment: 6

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120617

Year of fee payment: 7

LAPS Cancellation because of no payment of annual fees