JPH09219332A - Manufacturing method of coil component - Google Patents

Manufacturing method of coil component

Info

Publication number
JPH09219332A
JPH09219332A JP2495096A JP2495096A JPH09219332A JP H09219332 A JPH09219332 A JP H09219332A JP 2495096 A JP2495096 A JP 2495096A JP 2495096 A JP2495096 A JP 2495096A JP H09219332 A JPH09219332 A JP H09219332A
Authority
JP
Japan
Prior art keywords
manufacturing
electrode
ferrite
chip
coil component
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2495096A
Other languages
Japanese (ja)
Inventor
Shigeki Yamada
茂樹 山田
Akihiko Ibata
昭彦 井端
Shinji Harada
真二 原田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP2495096A priority Critical patent/JPH09219332A/en
Publication of JPH09219332A publication Critical patent/JPH09219332A/en
Pending legal-status Critical Current

Links

Landscapes

  • Manufacturing Cores, Coils, And Magnets (AREA)

Abstract

PROBLEM TO BE SOLVED: To provide a manufacturing method of coil components. SOLUTION: A plurality of through holes 2 penetrating from top to bottom sides, are formed in a layered ferrite 1, and electrode surfaces on the both sides of the layered ferrite 1 are formed by an electrode printing method and at the same time the through holes 2 are filled with electrodes. Dividing the layered ferrite into chips, including at least one hole, serves as a productive manufacturing method of coil components with both internal electrode and outer electrode. Variously shaped coil components are made by cutting and/or stamping out the ferrite layer.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【発明の属する技術分野】本発明はチップインダクター
等コイル部品の製造方法に関するものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for manufacturing a coil component such as a chip inductor.

【0002】[0002]

【従来の技術】コイル部品はさまざまな電子機器に多用
されており、近年ますます高周波化、デジタル化に伴っ
て、ノイズ対策部品として用いられることも多くなって
来ている。従来のこれら要望を満たすコイル部品として
はフェライト磁性層と導体層を交互に積層して得られる
積層型コイルがある(例.特公昭57−39521号公
報)。これらコイル部品については、グリーンシート上
に電極パターンを印刷し、それを所定厚みに積層して積
層体を作製し、チップ化、焼成、外部電極塗布、焼付と
いった方法で作製する場合がほとんどであった。こうし
たチップ製造方法では、特に積層時における電極パター
ン位置あわせの難しさ、工数の多さ等の問題があった。
また分割に関しては、種々のチップ形状に対応出来る方
法も望まれていた。
2. Description of the Related Art Coil parts are widely used in various electronic devices, and in recent years, with increasing frequency and digitalization, they are increasingly used as noise countermeasure parts. As a conventional coil component satisfying these demands, there is a laminated coil obtained by alternately laminating ferrite magnetic layers and conductor layers (eg, Japanese Patent Publication No. 57-39521). In most of these coil components, an electrode pattern is printed on a green sheet and laminated to a predetermined thickness to produce a laminate, which is then produced by a method such as chipping, firing, external electrode coating, or baking. It was In such a chip manufacturing method, there are problems such as difficulty in positioning the electrode pattern during stacking and a large number of steps.
Further, regarding division, a method capable of coping with various chip shapes has been desired.

【0003】[0003]

【発明が解決しようとする課題】前述のように従来の製
造法の場合、積層時における電極パターンの位置合わ
せ、完成品までの工数の多さ等の問題があり、生産性の
高いチップ製造法が望まれていた。またチップ化に関し
て、従来までのトムソンカットによる方法では作製可能
なチップ形状も限界があり、種々な形状にも対応できる
方法も望まれていた。本発明ではこうした課題を解決す
る優れたコイル部品の製造方法を提供することを目的と
する。
As described above, in the case of the conventional manufacturing method, there are problems such as alignment of the electrode pattern during stacking and a large number of man-hours until the finished product, and the chip manufacturing method has high productivity. Was desired. Further, regarding chip formation, there is a limit to the chip shape that can be manufactured by the conventional Thomson cut method, and a method capable of coping with various shapes has also been desired. An object of the present invention is to provide an excellent method for manufacturing a coil component that solves these problems.

【0004】[0004]

【課題を解決するための手段】以上の課題を解決するた
めに本発明ではフェライト積層体にスルーホール貫通孔
を形成し、この部分を含め電極ペーストを積層体上下両
面から一面印刷することによりスルーホールに電極ペー
ストを充填しチップ内部導体部を形成し、更に上下面に
できた電極層を外部電極に相当する部分とすることによ
り、印刷時において内部導体部および外部電極が一度に
形成できる方法を考案した。この方法によればより少な
い工数でチップを作製することができる。またチップ化
に際して、所定位置をトムソンカットにより角型チップ
化する従来の方法に加え、パンチャー打ち抜きを用いる
ことにより、金型の組み合わせにより種々の形状を持つ
チップの作製を可能とした。
In order to solve the above problems, according to the present invention, a through hole is formed in a ferrite laminate, and an electrode paste including this portion is printed on one surface from both the top and bottom of the laminate to form a through conductor. A method in which the internal conductor portion and the external electrode can be formed at the same time during printing by filling the holes with the electrode paste to form the chip internal conductor portion and further using the electrode layers formed on the upper and lower surfaces as the portions corresponding to the external electrodes. Devised. According to this method, the chip can be manufactured with a smaller number of steps. In addition to the conventional method of forming a square chip by Thomson cutting at a predetermined position when forming a chip, punching punching was used to make it possible to manufacture chips having various shapes by combining dies.

【0005】[0005]

【発明の実施の形態】本発明の請求項1に記載の発明
は、フェライト積層体を形成する工程と、前記フェライ
ト積層体の上下面を貫くスルーホールを複数個形成する
工程と、前記フェライト積層体の上下両面への電極形成
と同時にスルーホールに電極を充填する工程と、少なく
とも一つのスルーホールを含むように分割する工程とか
らなるコイル部品の製造方法で、生産性に優れたチップ
作製を可能とする。
BEST MODE FOR CARRYING OUT THE INVENTION The invention according to claim 1 of the present invention comprises a step of forming a ferrite laminate, a step of forming a plurality of through holes penetrating the upper and lower surfaces of the ferrite laminate, and the ferrite laminate. Chips with excellent productivity are manufactured by a coil component manufacturing method that includes forming electrodes on both upper and lower surfaces of the body and filling the through holes with electrodes, and dividing the electrodes so as to include at least one through hole. It is possible.

【0006】請求項2に記載の発明は、分割する方法に
おける分割手段が切断刃により切断するものであるが、
チップ積層体を固定するステージ位置のずらし量で切断
位置を調整することが出来、任意の寸法の角形チップが
得られる。
According to the second aspect of the invention, the dividing means in the dividing method cuts with a cutting blade.
The cutting position can be adjusted by shifting the amount of the stage position for fixing the chip stack, and a rectangular chip of any size can be obtained.

【0007】請求項3に記載の発明は、分割する方法と
して打ち抜き治具を用いるものであるがチップ積層体を
固定するステージの位置ずらし量、打ち抜き治具の形状
によって、円筒形のみならず種々の寸法、形状のチップ
を作製することが可能となる方法である。
According to the third aspect of the present invention, a punching jig is used as a dividing method. However, not only a cylindrical shape but also various shapes can be used depending on the displacement amount of the stage for fixing the chip laminated body and the shape of the punching jig. It is a method that makes it possible to manufacture chips with the dimensions and shapes described above.

【0008】(実施の形態1)以下、図面を参照して本
発明における実施の形態1を説明する。図1〜図4は本
発明のコイル部品の製造方法の流れを示すものである。
まず始めに図1に示すようなフェライト積層体1を作製
する。つぎに図2に示すようにこのフェライト積層体1
にパンチャー等による上下の打ち抜き治具5により、ス
ルーホール2を作製する。次に図3に示すようにこのス
ルーホール2を有するフェライト積層体1の上下両面か
らスクリーン印刷等により電極層3を形成する。この際
上下面に電極層が出来るとともに、スルーホール2には
電極ペーストが両面から印刷充填される形となり内部結
線が行われる。最後に図4に示すように少なくとも一つ
のスルーホールを含むようにチップ積層体の所定位置を
分割する。分割法としてはスライサー、レーザー、トム
ソン等種々の方法が考えられる。チップ化後所定の温度
で焼成し、完成品となる。
(Embodiment 1) Hereinafter, Embodiment 1 of the present invention will be described with reference to the drawings. 1 to 4 show a flow of a method for manufacturing a coil component according to the present invention.
First, a ferrite laminate 1 as shown in FIG. 1 is produced. Next, as shown in FIG.
Then, the through holes 2 are formed by the upper and lower punching jigs 5 using a puncher or the like. Next, as shown in FIG. 3, the electrode layer 3 is formed by screen printing or the like from the upper and lower surfaces of the ferrite laminate 1 having the through holes 2. At this time, the electrode layers are formed on the upper and lower surfaces, and the through holes 2 are printed and filled with the electrode paste from both surfaces, so that internal connection is performed. Finally, as shown in FIG. 4, predetermined positions of the chip laminated body are divided so as to include at least one through hole. Various methods such as slicer, laser, and Thomson can be considered as the dividing method. After being made into chips, it is baked at a predetermined temperature to obtain a finished product.

【0009】次に実施の形態1をさらに具体的に説明す
る。Fe−Ni−Cu−Zn系フェライト粉末100g
に対して、バインダーとしてブチラール樹脂8g、可塑
剤としてブチルベンジルフタレートを4g、溶剤として
酢酸ブチルとメチルエチルケトンをそれぞれ20gずつ
混合し、ボールミルで混練してフェライトスラリーを作
製した。つぎにこのスラリーをPETフィルム上にドク
ターブレードにより厚みが0.2mmとなるように形成し
た。これを10枚転写積層し、図1のフェライト積層体
1を完成した。積層には熱プレス機を用い、プレス温度
は100℃、圧力は100kgf/cm2で熱と圧力を加え
ながら転写積層を行った。ここで積層体の形成に関して
は、厚膜コーティングによって一定厚みに一度に形成す
る方法もある。つぎに図2に示すようにこのフェライト
積層体1の所定位置をパンチャーを用い円筒状の上下の
打ち抜き治具5で打ち抜き、スルーホール2を形成し
た。次に市販のAgの電極ペーストを用いて、このフェ
ライト積層体1の片面に全面を覆うような形でスクリー
ン印刷する。この時スルーホールには片面から電極ペー
ストが充填される形となる。同様にして反対側の面にも
電極ペーストの印刷を行うと、スルーホールは両面から
の電極ペーストにより完全に充填された形となり、内部
結線が行なわれる。以上により図3に示すようにフェラ
イト層の内部に導体層を持ちしかも外部電極に相当する
電極層3を上下面に持つ多数個取りのチップ積層体4が
完成する。
Next, the first embodiment will be described more specifically. Fe-Ni-Cu-Zn ferrite powder 100g
On the other hand, 8 g of butyral resin as a binder, 4 g of butylbenzyl phthalate as a plasticizer, and 20 g of each of butyl acetate and methyl ethyl ketone as a solvent were mixed and kneaded with a ball mill to prepare a ferrite slurry. Next, this slurry was formed on a PET film with a doctor blade so as to have a thickness of 0.2 mm. Ten sheets of this were transferred and laminated to complete the ferrite laminated body 1 of FIG. A heat press was used for the lamination, the transfer temperature was 100 ° C., the pressure was 100 kgf / cm 2 , and the transfer lamination was performed while applying heat and pressure. Here, as for the formation of the laminated body, there is also a method of forming the laminated body at a constant thickness at once by thick film coating. Next, as shown in FIG. 2, the ferrite laminate 1 was punched out at predetermined positions by using a puncher with a cylindrical punching jig 5 to form a through hole 2. Next, a commercially available Ag electrode paste is used to screen-print one surface of the ferrite laminate 1 so as to cover the entire surface. At this time, the through hole is filled with the electrode paste from one side. Similarly, when the electrode paste is printed on the opposite surface as well, the through holes are completely filled with the electrode paste from both surfaces, and internal connection is performed. As described above, as shown in FIG. 3, a multi-chip stack 4 having a conductor layer inside the ferrite layer and having the electrode layers 3 corresponding to the external electrodes on the upper and lower surfaces is completed.

【0010】(実施の形態2)次にこのチップ積層体4
のチップ分割法について説明する。図5は切断刃6を用
いチップ積層体4を固定するステージ7の位置を調整す
ることにより、任意のサイズの多数の角形チップ8を作
製する方法を示している。また図6にはパンチャー等に
よる上下の打ち抜き治具5を応用し、ステージ7とチッ
プ積層体4との位置合わせを正確にとった後、プログラ
ムに従って2次元平面上の所定位置を打ち抜き、分割を
行った。この場合、用いる打ち抜き治具5の組み合わせ
によっては、円筒形のみならず角形、多角形等種々の形
状のチップを作製することが可能となる。こうして得ら
れたチップ8は内部導体、外部電極ともすでに有してお
り、最後に焼成を行って完成品となる。焼成温度として
は900℃前後で2時間保持する条件で行った。
(Second Embodiment) Next, this chip laminated body 4
The chip dividing method will be described. FIG. 5 shows a method of manufacturing a large number of rectangular chips 8 of arbitrary size by adjusting the position of the stage 7 for fixing the chip stack 4 using the cutting blade 6. Further, in FIG. 6, the upper and lower punching jigs 5 such as a puncher are applied to accurately align the stage 7 and the chip laminated body 4, and then a predetermined position on a two-dimensional plane is punched out according to a program to divide the chips. went. In this case, depending on the combination of the punching jigs 5 to be used, chips of various shapes such as a polygonal shape as well as a cylindrical shape can be produced. The chip 8 thus obtained already has both internal conductors and external electrodes, and is finally fired to obtain a finished product. The firing temperature was around 900 ° C. for 2 hours.

【0011】[0011]

【発明の効果】以上のように本発明のコイル部品の製造
方法では貫通スルーホールの内部導体をフェライト積層
体の電極印刷と同時に充填形成する。したがって電極印
刷時に内部導体を形成出来るとともに、積層体上下面に
できる電極層はチップ化した時の外部電極になり得ると
言う利点がある。こうしたことから従来の積層コイル部
品のように、導体パターンをあらかじめ印刷したグリー
ンシートを積層するといった、電極パターンの位置あわ
せの難しさ、またチップ化後さらに外部電極形成といっ
た工数の多さも解消出来る。こうしたことから本発明は
チップをより優れた生産性で作製出来る方法と言える。
また積層体のチップ分割化に関して、従来からのトムソ
ン刃カットによる方法に加え、パンチャーを応用した打
ち抜き法を採用することにより金型形状、組み合わせの
工夫によっては角形のみならず種々の形状を持つチップ
の作製が可能となる。
As described above, in the method of manufacturing the coil component of the present invention, the inner conductor of the through-hole is filled and formed at the same time as the electrode of the ferrite laminate is printed. Therefore, there is an advantage that an internal conductor can be formed at the time of printing an electrode, and the electrode layers formed on the upper and lower surfaces of the laminate can be external electrodes when formed into chips. For this reason, it is possible to eliminate the difficulty of positioning the electrode patterns, such as stacking green sheets on which conductor patterns are printed in advance, as in the conventional laminated coil component, and the large number of man-hours such as forming external electrodes after chip formation. From the above, the present invention can be said to be a method for producing chips with higher productivity.
Regarding the chip division of the laminated body, in addition to the conventional method of cutting Thomson blades, by adopting a punching method that applies a puncher, chips with various shapes as well as square shapes depending on the shape of the mold and the combination Can be manufactured.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の実施の形態1を模式的に透視した斜視
FIG. 1 is a perspective view schematically seeing through a first embodiment of the present invention.

【図2】本発明の実施の形態1を模式的に透視した斜視
FIG. 2 is a perspective view schematically seeing through the first embodiment of the present invention.

【図3】本発明の実施の形態1を模式的に透視した斜視
FIG. 3 is a perspective view schematically seeing through the first embodiment of the present invention.

【図4】本発明の実施の形態1を模式的に透視した斜視
FIG. 4 is a perspective view schematically seeing through the first embodiment of the present invention.

【図5】本発明の分割手段の実施の形態2を模式的に透
視した斜視図
FIG. 5 is a perspective view schematically seeing through a second embodiment of the dividing means of the present invention.

【図6】本発明の分割手段の実施の形態2を模式的に透
視した斜視図
FIG. 6 is a perspective view schematically seeing through a second embodiment of the dividing means of the present invention.

【符号の説明】[Explanation of symbols]

1 フェライト積層体 2 スルーホール 3 電極層 4 チップ積層体 5 打ち抜き治具 6 切断刃 7 ステージ 8 チップ 1 Ferrite Laminate 2 Through Hole 3 Electrode Layer 4 Chip Laminate 5 Punching Tool 6 Cutting Blade 7 Stage 8 Chip

Claims (3)

【特許請求の範囲】[Claims] 【請求項1】 フェライト積層体を形成する工程と、前
記フェライト積層体の上下面を貫くスルーホールを複数
個形成する工程と、前記フェライト積層体の上下面に電
極形成を行うと同時にスルーホールに電極を充填する工
程と、少なくとも一つのスルーホールを含むように分割
する工程とからなるコイル部品の製造方法。
1. A step of forming a ferrite laminated body, a step of forming a plurality of through holes penetrating the upper and lower surfaces of the ferrite laminated body, and forming electrodes on the upper and lower surfaces of the ferrite laminated body at the same time as forming through holes. A method of manufacturing a coil component, which comprises a step of filling an electrode and a step of dividing the electrode part so as to include at least one through hole.
【請求項2】 分割する工程における分割手段が切断刃
である請求項1記載のコイル部品の製造方法。
2. The method for manufacturing a coil component according to claim 1, wherein the dividing means in the dividing step is a cutting blade.
【請求項3】 分割する工程における分割手段が打ち抜
き治具によるものである請求項1記載のコイル部品の製
造方法。
3. The method of manufacturing a coil component according to claim 1, wherein the dividing means in the dividing step is a punching jig.
JP2495096A 1996-02-13 1996-02-13 Manufacturing method of coil component Pending JPH09219332A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2495096A JPH09219332A (en) 1996-02-13 1996-02-13 Manufacturing method of coil component

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2495096A JPH09219332A (en) 1996-02-13 1996-02-13 Manufacturing method of coil component

Publications (1)

Publication Number Publication Date
JPH09219332A true JPH09219332A (en) 1997-08-19

Family

ID=12152289

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2495096A Pending JPH09219332A (en) 1996-02-13 1996-02-13 Manufacturing method of coil component

Country Status (1)

Country Link
JP (1) JPH09219332A (en)

Similar Documents

Publication Publication Date Title
JP2002252117A (en) Laminated coil component and its manufacturing method
JP5971447B2 (en) Manufacturing method of ceramic substrate and module component
JP2000138455A (en) Manufacture of ceramic multilayer board
JPH09260187A (en) Manufacture of ceramic electronic part
JP2016219691A (en) Manufacturing method for multilayer ceramic electronic component
JPH09219332A (en) Manufacturing method of coil component
JPH03123010A (en) Manufacture of laminated electronic part
JP3076215B2 (en) Ceramic multilayer substrate and method of manufacturing the same
JP2015076452A (en) Method for manufacturing capacitor element
JPH06283375A (en) Manufacture of layered electronic components
JP7327286B2 (en) Electronic component manufacturing method
JP4275428B2 (en) Multilayer ceramic substrate and manufacturing method thereof
JPS63265413A (en) Manufacture of laminated ceramic capacitor
JP3266986B2 (en) Manufacturing method of ceramic multilayer substrate
JP3006169B2 (en) Manufacturing method of multilayer chip type electronic component
JP2005159180A (en) Method of manufacturing laminated ceramic electronic part
JP4074282B2 (en) Manufacturing method of multilayer electronic component
JPS6152969B2 (en)
JPH10223467A (en) Apparatus and method for manufacture of laminated component
JP2003007573A (en) Structure and manufacturing method of laminated chip type electronic component
KR960008105Y1 (en) Fabricating device of a multilayer ceramic package
JPH06349671A (en) Manufacture of ceramic multilayered electronic parts
JPH05175064A (en) Manufacture of laminated electronic component
JP2020113725A (en) Manufacturing method of wiring board
JPH07135116A (en) Compound component and its manufacture