JPH07506937A - 熱的に整合された読取り/検出器構造とその製造方法 - Google Patents
熱的に整合された読取り/検出器構造とその製造方法Info
- Publication number
- JPH07506937A JPH07506937A JP6517072A JP51707294A JPH07506937A JP H07506937 A JPH07506937 A JP H07506937A JP 6517072 A JP6517072 A JP 6517072A JP 51707294 A JP51707294 A JP 51707294A JP H07506937 A JPH07506937 A JP H07506937A
- Authority
- JP
- Japan
- Prior art keywords
- silicon
- substrate
- bonded
- layer
- bonding
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 title claims description 45
- 238000004519 manufacturing process Methods 0.000 title claims description 11
- 229910052710 silicon Inorganic materials 0.000 claims description 86
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 85
- 239000010703 silicon Substances 0.000 claims description 85
- 239000000758 substrate Substances 0.000 claims description 63
- 239000000463 material Substances 0.000 claims description 54
- 239000010409 thin film Substances 0.000 claims description 27
- 230000005855 radiation Effects 0.000 claims description 18
- 229910000661 Mercury cadmium telluride Inorganic materials 0.000 claims description 15
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 15
- 239000004020 conductor Substances 0.000 claims description 11
- 229910052594 sapphire Inorganic materials 0.000 claims description 10
- 239000010980 sapphire Substances 0.000 claims description 10
- 229910001218 Gallium arsenide Inorganic materials 0.000 claims description 8
- 229920006332 epoxy adhesive Polymers 0.000 claims description 8
- 229910004613 CdTe Inorganic materials 0.000 claims description 6
- 239000011521 glass Substances 0.000 claims description 6
- 235000012239 silicon dioxide Nutrition 0.000 claims description 6
- 239000000377 silicon dioxide Substances 0.000 claims description 6
- 229910052738 indium Inorganic materials 0.000 claims description 5
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 claims description 5
- 230000008602 contraction Effects 0.000 claims description 4
- 238000001514 detection method Methods 0.000 claims description 4
- 238000009792 diffusion process Methods 0.000 claims description 4
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 4
- 229910045601 alloy Inorganic materials 0.000 claims description 3
- 239000000956 alloy Substances 0.000 claims description 3
- 229910052681 coesite Inorganic materials 0.000 claims description 3
- 229910052906 cristobalite Inorganic materials 0.000 claims description 3
- 229910052682 stishovite Inorganic materials 0.000 claims description 3
- 229910052905 tridymite Inorganic materials 0.000 claims description 3
- 230000003647 oxidation Effects 0.000 claims description 2
- 238000007254 oxidation reaction Methods 0.000 claims description 2
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 2
- 239000003989 dielectric material Substances 0.000 claims 2
- 239000010931 gold Substances 0.000 claims 1
- 229910052737 gold Inorganic materials 0.000 claims 1
- 239000010410 layer Substances 0.000 description 45
- 235000012431 wafers Nutrition 0.000 description 22
- 238000005530 etching Methods 0.000 description 10
- 239000010408 film Substances 0.000 description 8
- 238000006243 chemical reaction Methods 0.000 description 5
- 239000000853 adhesive Substances 0.000 description 4
- 230000001070 adhesive effect Effects 0.000 description 4
- 238000000151 deposition Methods 0.000 description 4
- 238000005516 engineering process Methods 0.000 description 4
- 238000005382 thermal cycling Methods 0.000 description 3
- 239000002800 charge carrier Substances 0.000 description 2
- 230000008878 coupling Effects 0.000 description 2
- 238000010168 coupling process Methods 0.000 description 2
- 238000005859 coupling reaction Methods 0.000 description 2
- 150000002500 ions Chemical class 0.000 description 2
- 239000012528 membrane Substances 0.000 description 2
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- 238000001020 plasma etching Methods 0.000 description 2
- 229920005591 polysilicon Polymers 0.000 description 2
- 230000001681 protective effect Effects 0.000 description 2
- NLZUEZXRPGMBCV-UHFFFAOYSA-N Butylhydroxytoluene Chemical compound CC1=CC(C(C)(C)C)=C(O)C(C(C)(C)C)=C1 NLZUEZXRPGMBCV-UHFFFAOYSA-N 0.000 description 1
- 241000287462 Phalacrocorax carbo Species 0.000 description 1
- 239000012790 adhesive layer Substances 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 230000003321 amplification Effects 0.000 description 1
- 238000005452 bending Methods 0.000 description 1
- 229910052793 cadmium Inorganic materials 0.000 description 1
- 239000012611 container material Substances 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 238000001816 cooling Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 230000006866 deterioration Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000005496 eutectics Effects 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 238000009396 hybridization Methods 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 229910052753 mercury Inorganic materials 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 238000003199 nucleic acid amplification method Methods 0.000 description 1
- 238000010943 off-gassing Methods 0.000 description 1
- 238000007517 polishing process Methods 0.000 description 1
- 238000006748 scratching Methods 0.000 description 1
- 230000002393 scratching effect Effects 0.000 description 1
- 229910052714 tellurium Inorganic materials 0.000 description 1
- 238000011282 treatment Methods 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
Classifications
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K20/00—Non-electric welding by applying impact or other pressure, with or without the application of heat, e.g. cladding or plating
- B23K20/02—Non-electric welding by applying impact or other pressure, with or without the application of heat, e.g. cladding or plating by means of a press ; Diffusion bonding
- B23K20/023—Thermo-compression bonding
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K20/00—Non-electric welding by applying impact or other pressure, with or without the application of heat, e.g. cladding or plating
- B23K20/16—Non-electric welding by applying impact or other pressure, with or without the application of heat, e.g. cladding or plating with interposition of special material to facilitate connection of the parts, e.g. material for absorbing or producing gas
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K35/00—Rods, electrodes, materials, or media, for use in soldering, welding, or cutting
- B23K35/001—Interlayers, transition pieces for metallurgical bonding of workpieces
- B23K35/004—Interlayers, transition pieces for metallurgical bonding of workpieces at least one of the workpieces being of a metal of the iron group
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
- H01L24/92—Specific sequence of method steps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/16—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
- H01L25/167—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits comprising optoelectronic devices, e.g. LED, photodiodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14643—Photodiode arrays; MOS imagers
- H01L27/14649—Infrared imagers
- H01L27/1465—Infrared imagers of the hybrid type
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68363—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used in a transfer process involving transfer directly from an origin substrate to a target substrate without use of an intermediate handle substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68368—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used in a transfer process involving at least two transfer steps, i.e. including an intermediate handle substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68381—Details of chemical or physical process used for separating the auxiliary support from a device or wafer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05624—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/13109—Indium [In] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29186—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
- H01L2224/29188—Glasses, e.g. amorphous oxides, nitrides or fluorides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73253—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8119—Arrangement of the bump connectors prior to mounting
- H01L2224/81193—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed on both the semiconductor or solid-state body and another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/812—Applying energy for connecting
- H01L2224/81201—Compression bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/83001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector involving a temporary auxiliary member not forming part of the bonding apparatus
- H01L2224/83005—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector involving a temporary auxiliary member not forming part of the bonding apparatus being a temporary or sacrificial substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/83801—Soldering or alloying
- H01L2224/83805—Soldering or alloying involving forming a eutectic alloy at the bonding interface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/83801—Soldering or alloying
- H01L2224/8382—Diffusion bonding
- H01L2224/83825—Solid-liquid interdiffusion
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8389—Bonding techniques using an inorganic non metallic glass type adhesive, e.g. solder glass
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/921—Connecting a surface with connectors of different types
- H01L2224/9212—Sequential connecting processes
- H01L2224/92142—Sequential connecting processes the first connecting process involving a layer connector
- H01L2224/92143—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
- H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01004—Beryllium [Be]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01049—Indium [In]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01077—Iridium [Ir]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/1026—Compound semiconductors
- H01L2924/1032—III-V
- H01L2924/10329—Gallium arsenide [GaAs]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Mechanical Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Electromagnetism (AREA)
- Solid State Image Pick-Up Elements (AREA)
- Light Receiving Elements (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるため要約のデータは記録されません。
Description
【発明の詳細な説明】
熱的に整合された読取り/検出器構造とその製造方法技術分野
本発明は、集積回路製造技術、特に、センサチップ構造(SCA)中で使用され
る読取りチップの製造方法に関する。
背景技術
センサチップ構造は赤外線(IR)検出システムの重要な部品である。しかしな
がら、重要な問題がHgCdTeからなるような1l−VI族材料のIR検出器
との結合または混成するシリコン読取りチップを含んでいる電流センサチップ構
造に存在する。SiとHg Cd T eの熱膨張係数の大きな差のために、こ
れらの構造が室温と動作温度(約77度K)との間の多数(約1000)の熱サ
イクル数に耐えられないことが発見されている。1つの典型的な故障モードは読
取りチップを検出器チップに混成することに使用されるインジウムバンプ等の導
電体の品質悪化を生じる結果となる。
熱サイクルの結果としてのSCAの故障は生産プログラムにおけるHgCdTe
の直接ハイブリッドSCAの使用を妨害する。
例えば、文献(”Cumulatively Bonded Ic Devic
es Slacking Th1n Film DUAL−CMO5Funct
ional Blocks ” 1990年VLS 1技術のシンポジウム)で
説明されているようにバルクなシリコンとそこに結合されたシリコンの薄い局で
3次元の回路を製造することが知られている。
前述したように、SCAはシリコン読取りチップと検出器チップが異なった熱膨
張係数を有するので故障する傾向かあることが発見されている。従って読取りチ
ップのシリコンと検出器材料間の熱膨張係数の不一致のために3次元の前記文献
と同一の材料回路を使用することは有効ではない。
それ故、本発明の目的は、熱サイクルによる故障の問題を克服する集積回路構造
を提供することである。
本発明の別の目的は、読取り集積回路構造の効率的に熱膨張係数を調節するため
の実用的で廉価な方法を提供すること前述およびその他の問題は、読取りチップ
構造の熱膨張特性を他の装置の熱膨張特性に整合するように選択された材料の基
体に結合されるシリコンの薄膜回路を具備し、定められた熱膨張特性を何する他
の装置とハイブリッド化され、あるいはバンプ結合されるチップ構造によって克
服され、本発明の目的は達成される。
好ましい実施例では装置はHgCdTeのようなII−VI族材料で構成された
放射検出器である。
本発明の別の観点では、チップ構造を製造するため方法が提供される。ここで薄
膜変換方法と呼ばれている第1の方法は、シリコン基体上に薄膜シリコン層を含
んだ結合されたシリコンウェハを設け、薄膜シリコン層に回路を形成し、薄膜シ
リコン層に少なくとし1つの電気貫通導体を形成し、回路を含んだ薄膜シリコン
層を選択された基体に結合し、この基体は混成するようにチップ構造を別の材料
に熱的に整合するように選択された材料から構成され、その後、シリコン基体を
除去する段階を含んでいる。
ここで二重変換方法と呼ばれる第2の方法はシリコン基体上に薄膜シリコン層を
含む結合されたシリコンウェハ1を設け、薄膜シリコン層中に回路を形成し、回
路を含んだ薄膜シリコン層を選択された一時的な支持基体に結合し、シリコン基
体を除去し、読取りチップ構造を混成されるべき別の材料に熱的に整合させるた
め選択された月料から構成されている最終的な基体に薄膜シリコン層を結合し、
その後、一時的に支持基体を除去する段階を含んでいる。
本発明は能動的なシリコン薄膜の両側で処理(例えば薄膜を付着しパターン化す
る)を許容することが認められている。
これはレイアウト密度を改良し、新しくすぐれたトランジスタ構造を可能にし優
れたRF遮蔽を提供する。
本発明によると、薄膜シリコンの後面上で低温(450’よりも低い)処理段階
(例えば金属および低温絶縁フィルム等の付着とパターン化)を行うと共に、薄
膜シリコン(0,2−4ミクロンの厚さ)中の能動的な回路を処理することが可
能である。この技術は後面上で有効な相互接続の余分の層のためにより高密度の
装置に利点を与え、二重ゲートMO3)ランリスタのような高能力の装置を製造
し、能動回路の両側に遮蔽層を提供することにより優れたRF遮蔽を提供する。
前述したように、能動装置のシリコン層の厚さは非常に薄い(約0.2ミクロン
)。これらの非常に薄膜は優れた放射ノ1−ドネスを提供し、高性能を与えるた
め十分にデプレションモードでMOSトランジスタの動作特性を向上させる。
本発明は任意の検出器材料に応用可能である利点を有し、Hg Cd T eの
ようなII−Vl族材料での使用に限定されないことが理解されよう。
図面の簡単な説明
本発明の前述の、およびその他の特徴は添付図面を伴って以下の本発明の詳細な
説明でより明白にされている。
図1a乃至図1dは本発明の第1の方法の処理段階、特に、薄膜変換方法を示し
ている断面図(実物大ではない)である。
図1aは本発明によるチップ構造の製造の最初の段階を示したウェハの断面図で
ある。
図1bは貫通導体の例を示した断面図である。
図ICは本発明による製造された回路と、選択された基体に取付けられたウェハ
の断面図である。
図1dは本発明による構造の簡単な断面図である。
図2a乃至図2eは実物大ではないが本発明の第2の方法、特に二重変換方法を
示した断面図である。
発明の詳細な説明
本発明の第1、第2の方法による構造の製造方法は図1−aのlOの断面図で示
されている結合されたシリコンウェハから開始される。ウェハ10は好ましくは
0.2−10マイクロメートルの厚さの薄膜12を具備し、これは14で示され
ているように熱酸化SiO2の層の上部でバルクなシリコン品質の単一結晶シリ
コンから作られている。S L 02層の厚さは臨界的ではなく典型的に0、l
−1,5ミクロンの範囲にある。フィルム12と14は16で示されている通常
のバルクなシリコンウェハの頂部に位置される。
ウェハlOは市場で購入するか2つのシリコンウェハを設け、一方の表面上に二
酸化シリコン層を付着し、2つのウェハ間に挿入された二酸化シリコン層と共に
2つのウェハを熱融着(約1200℃)することにより製造することかできる。
一方のウェハは、1マイクロメートル以下から50マイクロメートルの範囲の所
望の厚さに薄くされる。薄くすることは機械的研磨処理により達成することがで
き、それは続いて所望によりプラズマエツチング処理することができる。
通常の読取り回路(図1bでは示されていない)は例えば前述の文献により説明
された通常の方法を使用して薄膜12に処理される。通常の読取り回路はトラン
スインピーダンス増幅器、信号マルチプレクサ、通常赤外線放射検出器のアレイ
とインターフェイスするために使用されるタイプのもの等を含むことかできる。
処理は波頂ガラス層(図1cの18で示されている)を付着する段階まで継続さ
れ、図1bの20で示されている電気貫通導体の付加を含んでいる。
20で示されている電気貫通導体か好ましくは処理の初期段階を通して処理の都
合のよいところで行われることが理解されよう。図1bで示されているような好
ましい方法では貫通導体20はシリコン層12を通って下部の酸化物層14に溝
をエツチングすることにより行われる。
酸化物かエツチング停止物として動作するのでエツチング段階が容易に達成され
る層の配列により当業者に認識されるであろう。22で示されている溝の壁は通
常の熱酸化処理を用いて酸化される。それから溝穴は導電材料で充填される。ド
ープされた多結晶シリコン(ポリシリコン)は導電材料として使用されるか、例
えばタングステンのような他の材料も所望ならば使用されてもよい。その代りの
貫通導体配列はドープされた単一結晶シリコン層自体を使用し、溝で一部分を隔
離して製造されてもよい。
図1cは薄膜12で製造された装置の図示的な例を示している。図1cに示され
るように、シリコンフィルム12内で特定の回路応用に必要であるようにさらに
形成された構造はN型およびP型領域を形成するために処理される。これらの領
域はフォトリソグラフィック処理によって形状を定められ、拡散またはイオン注
入段階によって形成される。シリコン薄膜12のドーピングに続いて、p とn
領域の両者がフォトリソグラフで限定され、拡散されるかイオン注入される。
1以上のポリシリコンゲート電極17も必要なとき付着される。14′で示され
ているS l 02のさらに別な層もゲート電極17を埋設するように形成され
てもよい。電気的絶縁波頂ガラス層18も通常の方法で付着されてもよい。
製造された回路(図1c)を有する結合されたウェハ10は図1dで示されてい
るように次に基体24に取付けられ、基体24は目的とする検出器チップとほぼ
同じ効率的な熱膨張係数を有する結果的な読取りチップ構造を提供するために、
選択された熱膨張係数を有するように選択されている。例えは、HgCdTe検
出器の場合、好ましい基体材料はGaAs。
CdTe、Geと8面サファイヤを含むことが認められている。好ましくは読取
り集積回路構造の効率的な熱膨張係数は熱サイクルによる悪影響を避けるため検
出器材料の熱膨張係数の約20%以内である。
結合されたシリコンウェハの薄膜シリコン側への基体24の26における取付け
はエポキシ接着剤、ガラスフリット(導電性または非導電性)、低温拡散結合、
または合金(共晶)結合で行われることができる。
結合ウェハの厚いシリコン基体I6の部分が次に除去される。
これはエツチング処理(またはラップ処理とそれに続くエツチング処理)を使用
して達成される。エツチングはシリコン基体16を回路を含む薄膜シリコン12
から分離する酸化物層14で停止するように選択される。例えば、熱いKOH溶
液、プラズマエツチング等の多数のエツチング方法が可能である。
薄膜12の端部は薄膜ウェハ端部30周辺で酸化物28を設けることによってエ
ツチングから保護されることが好ましく、保護酸化物は回路の製造処理期間中適
切に形成される。
図1dて示されている簡単な断面図で最も良く示されているようにウェハは次に
36で全体を示されている検出器と相互接続するようにAI結合パッド34aと
インジウムバンプ34bとを形成するため通常の工程によって処理される。AI
結合パッド34aとInバンプ34bは薄膜12内の回路の適切な部分と接触す
る貫通導体20と接触する。Inバンプ34bは通常のよく知られたバンプ結合
処理で検出器36の対応するInバンプ36aと結合し、低温溶接される。
使用中、IR放射は検出器36に入射し、検出可能な電荷キャリアに変換される
。電荷キャリアはバイアス電圧の影響下で集成され、Inバンプ相互接続を経て
、増幅と読取り用に薄膜12内に製造された回路に提供される。
本発明の二重変換方法を図示している図2a乃至2eを参照する。処理は結合さ
れたシリコンウェハ40から開始する。
ウェハ40はシリコン基体42、二酸化シリコン層44、薄膜シリコン層46を
含む。図2aては、薄膜シリコン層46は必要な読取り回路と接触パッド46′
を形成するように処理されている。
図2bでは結合されたシリコンウェハ40は一時的な支持基体50に接着剤また
はワックス48の層により取付けられる。
図2cではシリコン基体42は例えばKOHによるエツチングのような適切な処
理によって除去される。エツチング処理期間中、一時的な支持基体50は薄膜シ
リコン層46のための機械、的支持を与える。二酸化シリコン層44はシリコン
基体40が除去された後、エツチング処理を終了させるエツチング停止物として
機能する。
図2dでは一時的な支持基体50を含むこのようにして製造された構造は例えは
二酸化シリコン層44と支持基体54との間に供給されるエポキシ接着剤の層5
2によって最終的な支持基体54に結合される。
図2eでは結合層48が除去され、また一時的な支持基体50を除去する。例に
よりワックスか層48用に使用されるならば、熱処理はワックスの溶解に使用さ
れ、それによって一時的な基体50を取外す。これは薄くされたシリコン層46
を残し、読取り回路素子を有し、読取りチップ構造の実効熱膨張係数を放射検出
器材料の熱膨張係数と(約20%内で)整合させるように選択された材料を有す
る基体54に結合する。前述したようにHgCdTeから構成される放射検出器
では、適当な基体54の材料はGaAs、CdTe、Ge、および8面サファイ
ヤを含んでいる。処理は前述したように読取り集積回路構造と検出器アレイ(図
示せず)との結果的な混成のためにインジウムバンプ相互接続34bの形成を続
行する。
例えば、約65度I(から約85度I(までの範囲内で動作するHgCdTe検
出器構造では、Si層12または46、エポキシ接着剤の層26または52、基
体24または54を有する読取りチップ構造の組合わせは検出器材料の熱膨張係
数とほぼ一致するように選択されている実効的な熱膨張係数を有する。結果とし
て読取りチップと検出器はそれぞれ冷却期間中、はぼ同一の割合で収縮し、構造
と相互接続(インジウムバンプ)上の所望な屈曲と応力は所望の動作温度で防止
される。
通常、エポキシ接着剤は30〜50 X 10’m/ mKの範囲の熱膨張係数
を有し、HgCdTeは3.8〜4.5X10’m/mKの範囲の熱膨張係数を
有し、Siは約1.2×10’m/mKの熱膨張係数を何し、GaAsは4.5
〜5゜9X 10’m/mKの範囲の熱膨張係数を有し、Geは5゜5〜6.4
X 10 ’m/ m Kの範囲の熱膨張係数を有し、8面サファイヤは3.
5〜7.5X10’m/mKの範囲の熱膨張係数を有する。エポキシ接着剤が使
用されるならば、接着剤の層26はSt層12の厚さとほぼ同じ厚さを有し、エ
ポキシ接着剤は真空状態において約77度工くで低いガス放出を有するものを選
択されることが好ましい。
例示的な実施例では、検出構造36はHgCdTeで構成され、読取りチップ構
造はlOマイクロメートルの厚さのSi層と10マイクロメートルの厚さのエポ
キシ接着剤と525マイクロメートルの薄いGaAs層とを含む多重層構造であ
る。読取りチップ構造の実効的な熱膨張係数と収縮率は検出構造のHgCdTe
材料の20%以内での熱膨張および収縮定数であり、これは所望の結果である。
第1または第2の方法の一方を実行して結果的に得られる構造は非シリコン基体
に結合されたシリコンベースの読取り回路を特徴とし、ここで非シリコン基体は
St回路層と結合材料とを組合わせて、検出器材料の熱膨張特性とほぼ一致する
ように選択された材料を具備することが認められる。構造はHgCdTeのよう
なII−VI族からなる放射検出器と結合するのに適している。基体の材料はG
aAsのような111−V族と、CdTeのようなII−VI族と、Geのよう
なIV族材料と8面サファイヤとからなるグループから選択される。
本発明は特に示された好ましい実施例に関して説明されたが形態と詳細の変化は
本発明の技術的範囲を逸脱することなく行われることが当業者により理解されよ
う。
FIG、 2e。
手続補正書
平成 6年11月1日
Claims (30)
- (1)シリコン基体上にシリコン層を含む結合されたシリコンウエハを設け、 前記シリコン層に回路を形成し、 前記回路を含む前記シリコン層を、集積回路構造に取付けられた別の材料の熱膨 張係数と類似する実効的熱膨張係数を与えるように選択された材料で構成された 基体に結合し、シリコン基体を除去する段階を有する集積回路構造の製造方法。
- (2)結合されたシリコンウエハがシリコン基体とシリコン層とに挟まれている SiO2層を含んでいる請求項1記載の方法。
- (3)薄膜シリコン層を保護するためにシリコン層の端縁部周辺にシリコン酸化 物の層を形成する段階をさらに有する請求項2記載の方法。
- (4)シリコンがシリコン酸化物で停止するように選択されたエッチングにより 除去される請求項3記載の方法。
- (5)回路の形成段階が少なくとも1つの電気貫通導体を形成する段階を含み、 この少なくとも1つの電気貫通導体を形成する段階がシリコン層に溝を形成する 段階を含み、溝の縁部に酸化物を設け、溝に導電性材料を充填する請求項1記載 の方法。
- (6)導電材料がドープされた多結晶シリコンで構成される請求項5記載の方法 。
- (7)前記少なくとも1つの貫通導体に電気的に結合された少なくとも1つの結 合パッドを形成し、前記少なくとも1つの結合パッドに接続された少なくとも1 つのインジウムバンプを形成する段階をさらに有する請求項5記載の方法。
- (8)取付けられる材料がHgCdTeであり、基体材料がGaAs、CdTe 、Ge、a面サファイヤからなる材料のグループから選択される請求項1記載の 方法。
- (9)基体がガラスフリットを使用して結合される請求項1記載の方法。
- (10)基体がエポキシ接着剤を使明して結合される請求項1記載の方法。
- (11)基体が低温拡散結合を使用して結合される請求項1記載の方法。
- (12)基体が合金結合を使用して結合される請求項1記載の方法。
- (13)前記構造が装置の定められた熱膨脹特性とほぼ一致する熱膨張係数を構 造に与えるように選択されている材料を具備する基体に結合したシリコンの薄膜 回路を具備している定められた熱膨張特性を有する装置を備えたバンプ結合用の 集積回路構造。
- (14)前記装置がHgCdTeを具備し、選択された基体材料がGaAs、C dTe、Ge、a面サファイヤのグループから選択されている請求項13記載の 構造。
- (15)基体がガラスフリットを使用して結合されている請求項13記載の構造 。
- (16)基体がエポキシ接着剤を使用して結合されている請求項13記載の構造 。
- (17)基体が低温拡散結合を使用して結合されている請求項13記載の構造。
- (18)基体が合金結合を使用して結合されている請求項13記載の構造。
- (19)シリコンの薄膜が読取り回路を含み、前記シリコンの薄膜がバンプ結合 される放射検出器の熱膨脹特性とほぼ一致する熱膨脹特性を前記構造に与えるよ うに選択された材料を含んでいる基体に結合されているシリコンの薄膜を具備す るシリコン読取り集積回路構造。
- (20)放射検出器がHgCdTeを具備し、選択された材料がGaAs、Cd Te、Ge、a面サファイヤを有する材料のグループから選択されている請求項 19記載の構造。
- (21)選択された基体がガラスフリット、エポキシ接着剤、低温拡散結合、合 金結合を含むグループから選択された結合材料を使用して結合されている請求項 19記載の構造。
- (22)放射検出構造がII−VI族材料とそこにバンプ結合されている読取り チップ構造とを具備する放射検出器を有し、読取りチップ構造がシリコンの薄膜 を具備し、前記シリコンの薄膜が読取り回路を含み、前記シリコンの薄膜が放射 装置の熱膨脹特性と類似する熱膨張特性を前記読取りチップ構造に与えるように 選択された材料を有する基体に結合されている放射検出構造。
- (23)放射検出器がHgCdTeを具備し、選択された基体材料がGaAs、 CdTe、Ge、a面サファイヤを有する材料のグループから選択されている請 求項22記載の構造。
- (24)シリコン基体上にシリコン層を含む結合されたシリコンウエハを設け、 前記シリコン層は第1の表面と、それに対向する第2の表面を有し、 前記シリコン層に回路を形成し、 前記回路を含んだ前記シリコン層の第1の表面を第1の基体に結合し、 前記シリコン基体を除去し、 第2の表面上に第2の基体を結合し、第2の基体は読取り回路構造に取付けられ る別の材料の熱膨脹特性と類似する熱膨張特性を集積回路構造に与えるように選 択された材料を有し、 第1の基体を除去する段階を含む集積回路構造の製造方法。
- (25)結合したシリコンウエハがさらに前記第2の表面と前記シリコン基体と の間に挟まれている誘電性材料の層を含み、第2の基体を結合する段階が第2の 基体の表面を誘電性材料の層の第1の表面に結合する段階を含んでいる請求項2 4記載の方法。
- (26)シリコン基体を除去する段階が誘電層の第1の表面を露出する段階を含 んでいる請求項25記載の方法。
- (27)取付けられる材料がHgCdTeを具備し、選択された基体材料がGa As、CdTe、Ge、a面サファイヤを有する材料のグループから選択される 請求項24記載の方法。
- (28)熱膨張係数と収縮率特性を有する材料を具備する放射検出器と、 放射検出器と類似する効率的な熱膨張係数と収縮率とを有する多重層の読取り回 路構造とを具備する読取り回路および放射検出器。
- (29)多重層の読取り回路構造がそこで製造された読取り回路を有するシリコ ン層と、シリコン以外の材料を具備する基体と、シリコン層と基体との問に挟ま れている結合層とを具備する請求項28記載の構造。
- (30)放射検出器がII−VI族材料を具備し、基体の材料がグループIII −V材料、II−VI族材料、グループIV材料、a面サファイヤを含んだグル ープから選択されている請求項29記載の構造。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US621293A | 1993-01-19 | 1993-01-19 | |
US006,212 | 1993-01-19 | ||
PCT/US1994/000370 WO1994017557A1 (en) | 1993-01-19 | 1994-01-10 | Thermally matched readout/detector assembly and method for fabricating same |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH07506937A true JPH07506937A (ja) | 1995-07-27 |
Family
ID=46257859
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP6517072A Pending JPH07506937A (ja) | 1993-01-19 | 1994-01-10 | 熱的に整合された読取り/検出器構造とその製造方法 |
Country Status (3)
Country | Link |
---|---|
JP (1) | JPH07506937A (ja) |
GB (1) | GB2279808B (ja) |
WO (1) | WO1994017557A1 (ja) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2005501414A (ja) * | 2001-08-24 | 2005-01-13 | カール−ツアイス−シュティフツンク | コンタクトを形成するための方法およびプリント回路パッケージ |
JP2007165909A (ja) * | 2005-12-16 | 2007-06-28 | Icemos Technology Corp | バックリット(後電)フォトダイオードおよびバックリット・フォトダイオートの製造方法 |
JP2012238729A (ja) * | 2011-05-12 | 2012-12-06 | Nippon Telegr & Teleph Corp <Ntt> | 半導体装置およびその製造方法 |
CN109863586A (zh) * | 2016-10-21 | 2019-06-07 | 雷神公司 | 提供热膨胀匹配器件的转移方法 |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE19513678C2 (de) * | 1995-04-11 | 2002-03-14 | Aeg Infrarot Module Gmbh | Detektoranordnung bestehend aus mehreren Submodulen |
DE19546423C1 (de) * | 1995-12-12 | 1997-02-20 | Siemens Ag | Strahlungsempfindlicher Wandler |
SG83089A1 (en) * | 1996-10-18 | 2001-09-18 | Eg & G Internat | Isolation process for surface micromachined sensors and actuators |
AU2002360300A1 (en) * | 2001-10-26 | 2003-05-12 | Massachusetts Institute Of Technology | Hybrid integration of electrical and optical chips |
US7723815B1 (en) * | 2004-07-09 | 2010-05-25 | Raytheon Company | Wafer bonded composite structure for thermally matching a readout circuit (ROIC) and an infrared detector chip both during and after hybridization |
US8154099B2 (en) | 2009-08-19 | 2012-04-10 | Raytheon Company | Composite semiconductor structure formed using atomic bonding and adapted to alter the rate of thermal expansion of a substrate |
IL242952B (en) | 2015-12-06 | 2021-02-28 | Semi Conductor Devices An Elbit Systems Rafael Partnership | Array of detectors and a method to create it |
US20180068843A1 (en) | 2016-09-07 | 2018-03-08 | Raytheon Company | Wafer stacking to form a multi-wafer-bonded structure |
US10300649B2 (en) | 2017-08-29 | 2019-05-28 | Raytheon Company | Enhancing die flatness |
US10847569B2 (en) | 2019-02-26 | 2020-11-24 | Raytheon Company | Wafer level shim processing |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH069243B2 (ja) * | 1987-09-01 | 1994-02-02 | 日本電気株式会社 | 固体撮像素子 |
US4891329A (en) * | 1988-11-29 | 1990-01-02 | University Of North Carolina | Method of forming a nonsilicon semiconductor on insulator structure |
US4943491A (en) * | 1989-11-20 | 1990-07-24 | Honeywell Inc. | Structure for improving interconnect reliability of focal plane arrays |
JP2827414B2 (ja) * | 1990-03-15 | 1998-11-25 | 富士通株式会社 | 半導体装置 |
-
1994
- 1994-01-10 GB GB9418859A patent/GB2279808B/en not_active Expired - Fee Related
- 1994-01-10 JP JP6517072A patent/JPH07506937A/ja active Pending
- 1994-01-10 WO PCT/US1994/000370 patent/WO1994017557A1/en unknown
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2005501414A (ja) * | 2001-08-24 | 2005-01-13 | カール−ツアイス−シュティフツンク | コンタクトを形成するための方法およびプリント回路パッケージ |
JP2007165909A (ja) * | 2005-12-16 | 2007-06-28 | Icemos Technology Corp | バックリット(後電)フォトダイオードおよびバックリット・フォトダイオートの製造方法 |
JP2012238729A (ja) * | 2011-05-12 | 2012-12-06 | Nippon Telegr & Teleph Corp <Ntt> | 半導体装置およびその製造方法 |
CN109863586A (zh) * | 2016-10-21 | 2019-06-07 | 雷神公司 | 提供热膨胀匹配器件的转移方法 |
KR20190065430A (ko) * | 2016-10-21 | 2019-06-11 | 레이던 컴퍼니 | 열팽창 매칭된 장치를 제공하는 이동 방법 |
Also Published As
Publication number | Publication date |
---|---|
GB2279808B (en) | 1996-11-20 |
WO1994017557A1 (en) | 1994-08-04 |
GB2279808A (en) | 1995-01-11 |
GB9418859D0 (en) | 1994-11-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5426072A (en) | Process of manufacturing a three dimensional integrated circuit from stacked SOI wafers using a temporary silicon substrate | |
US11710729B2 (en) | Wafer bonding in fabrication of 3-dimensional NOR memory circuits | |
US8492869B2 (en) | 3D integrated circuit device having lower-cost active circuitry layers stacked before higher-cost active circuitry layer | |
US7482675B2 (en) | Probing pads in kerf area for wafer testing | |
US8738167B2 (en) | 3D integrated circuit device fabrication with precisely controllable substrate removal | |
US8664081B2 (en) | Method for fabricating 3D integrated circuit device using interface wafer as permanent carrier | |
US5288661A (en) | Semiconductor device having bonding pad comprising buffer layer | |
JP3644980B2 (ja) | 半導体装置の製造方法 | |
US5343064A (en) | Fully integrated single-crystal silicon-on-insulator process, sensors and circuits | |
US4199777A (en) | Semiconductor device and a method of manufacturing the same | |
JPS63308386A (ja) | 半導体装置とその製造方法 | |
JPH07506937A (ja) | 熱的に整合された読取り/検出器構造とその製造方法 | |
US4720738A (en) | Focal plane array structure including a signal processing system | |
US5904495A (en) | Interconnection technique for hybrid integrated devices | |
JPH05267563A (ja) | 半導体装置およびその製造方法 | |
JPH05503812A (ja) | 半導体装置とそれの製造方法 | |
JPH0311666A (ja) | 半導体集積回路装置 | |
US5589419A (en) | Process for fabricating semiconductor device having a multilevel interconnection | |
JP3114759B2 (ja) | 半導体装置 | |
JPH1154631A (ja) | 半導体デバイス及びその製造方法 | |
US20210048345A1 (en) | Heterogeneously integrated thermal infrared sensing member and thermal infrared sensor | |
JP2705594B2 (ja) | 赤外線検出素子 | |
JP3111294B2 (ja) | 誘電体分離型半導体集積回路装置及びその製造方法 | |
JP2023179298A (ja) | 半導体デバイス及びその製造方法 | |
JPH0621456A (ja) | 半導体装置とその製造方法 |