JPH0743409B2 - Method for measuring junction temperature of insulated gate bipolar transistor - Google Patents

Method for measuring junction temperature of insulated gate bipolar transistor

Info

Publication number
JPH0743409B2
JPH0743409B2 JP17416587A JP17416587A JPH0743409B2 JP H0743409 B2 JPH0743409 B2 JP H0743409B2 JP 17416587 A JP17416587 A JP 17416587A JP 17416587 A JP17416587 A JP 17416587A JP H0743409 B2 JPH0743409 B2 JP H0743409B2
Authority
JP
Japan
Prior art keywords
terminal
junction temperature
bipolar transistor
insulated gate
temperature
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP17416587A
Other languages
Japanese (ja)
Other versions
JPS6416972A (en
Inventor
尚登 藤沢
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fuji Electric Co Ltd
Original Assignee
Fuji Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Electric Co Ltd filed Critical Fuji Electric Co Ltd
Priority to JP17416587A priority Critical patent/JPH0743409B2/en
Publication of JPS6416972A publication Critical patent/JPS6416972A/en
Publication of JPH0743409B2 publication Critical patent/JPH0743409B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Testing Of Individual Semiconductor Devices (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は、バイポーラトランジスタとそれを駆動するた
めのMOSFETが一体に集積された絶縁ゲート型バイポーラ
トランジスタの接合温度測定方法に関する。
The present invention relates to a junction temperature measuring method for an insulated gate bipolar transistor in which a bipolar transistor and a MOSFET for driving the bipolar transistor are integrated together.

〔従来の技術〕[Conventional technology]

半導体素子の定格電流を決定する場合には、半導体素体
内部の通電抵抗や熱抵抗などの特性を知る必要がある。
熱抵抗を評価するには半導体素体内の接合温度を測定す
る必要がある。半導体装置の接合温度は、ダイオードの
場合、カソード,アノード間の順方向電圧降下の温度依
存性を利用して測定する。バイポーラトランジスタの場
合はベース,エミッタ間のPN接合における順方向電圧降
下を利用して測定する。第2図(a),(b),(c)
はその測定手順を示し、バイポーラトランジスタ21のベ
ース、コレクタ間に電源22を接続し、またエミッタに抵
抗23を介して測定電流用電源24を接続してトランジスタ
21に温度が上昇しない程度の測定電流を流し、常温での
ベース,エミッタ間の順方向電圧降下VBE1を測定する
(図a)。次いで、電源25をベース,エミッタ間に接続
して所定の電流を流し、接合温度を上昇させたのち(図
b)、再び図aと同様にしてベース,エミッタ間の順方
向電圧降下VBE2を測定する(図C)。このようにして得
られたVBE1とVBE2の差ΔVBEは上昇後の接合温度に依存
するからそれより接合温度を測定することができる。こ
れによって素子に所定の電力を印加したときの接合温度
の上昇を知ることができる。また電界効果トランジスタ
の場合は、ソース,ドレイン間に生ずる寄生ダイオード
の順方向電圧降下の温度依存性を利用して接合温度を測
定する。
When determining the rated current of the semiconductor element, it is necessary to know the characteristics such as the conduction resistance and thermal resistance inside the semiconductor element body.
To evaluate the thermal resistance, it is necessary to measure the junction temperature in the semiconductor body. In the case of a diode, the junction temperature of the semiconductor device is measured by utilizing the temperature dependence of the forward voltage drop between the cathode and the anode. For bipolar transistors, the forward voltage drop at the PN junction between the base and emitter is used for measurement. 2 (a), (b), (c)
Shows the measurement procedure. A power supply 22 is connected between the base and collector of a bipolar transistor 21, and a measurement current power supply 24 is connected to the emitter via a resistor 23.
A forward measurement voltage V BE1 between the base and emitter at room temperature is measured by applying a measurement current to 21 so that the temperature does not rise (Fig. A). Then, the power supply 25 is connected between the base and the emitter to flow a predetermined current to raise the junction temperature (Fig. B), and then the forward voltage drop V BE2 between the base and the emitter is again made in the same manner as in Fig. A. Measure (Figure C). Since the difference ΔV BE between V BE1 and V BE2 thus obtained depends on the junction temperature after the rise, the junction temperature can be measured from it. This makes it possible to know the rise in the junction temperature when a predetermined power is applied to the element. In the case of a field effect transistor, the junction temperature is measured by utilizing the temperature dependence of the forward voltage drop of the parasitic diode generated between the source and the drain.

〔発明が解決しようとする問題点〕[Problems to be solved by the invention]

絶縁ゲート型バイポーラトランジスタは第3図に示す構
造を有する。この素子においては、N形シリコン基板31
の一方にP+層32が設けられ、残りのN-層31の中にP層33
が、さらにその中央にそれより深いP+層34が設けられて
いて、PNPバイポーラトランジスタを構成する。また、
P層33の表面層に形成された二つのN+層35と、P層33を
取囲むN-層31と、その間に存在するP層33の表面上に酸
化膜36を介して設けられる多結晶シリコンのゲート37に
よってNOSFETが構成される。ゲート37にはそれを覆う絶
縁膜38を通して引き出されるゲート端子41が、P+層32に
は接触金属電極39を介してエミッタ端子42が、P+層34お
よびN+層35には接触金属電極40を介してコレクタ端子43
が接続される。しかしこの素子では、バイポーラトラン
ジスタのベース端子がなく、MOSFETのドレイン端子がな
いため、前述のバイポーラトランジスタあるいはFETの
ようにダイオードの順方向電圧降下の温度依存性を利用
して接合温度を測定することができない。
The insulated gate bipolar transistor has the structure shown in FIG. In this device, the N-type silicon substrate 31
P + layer 32 is provided on one side, and P layer 33 is included in the remaining N layer 31.
However, a deeper P + layer 34 is further provided in the center thereof to form a PNP bipolar transistor. Also,
Two N + layers 35 formed on the surface layer of the P layer 33, an N layer 31 surrounding the P layer 33, and a multi-layered structure provided on the surface of the P layer 33 between them with an oxide film 36 interposed therebetween. The gate 37 of crystalline silicon constitutes the NOSFET. The gate 37 has a gate terminal 41 drawn out through an insulating film 38 covering it, the P + layer 32 has an emitter terminal 42 via a contact metal electrode 39, and the P + layer 34 and the N + layer 35 have a contact metal electrode. Collector terminal 43 through 40
Are connected. However, since this device has no base terminal of the bipolar transistor and no drain terminal of the MOSFET, it is necessary to measure the junction temperature using the temperature dependence of the forward voltage drop of the diode like the bipolar transistor or FET described above. I can't.

本発明の目的は、上述の問題を解決して絶縁ゲート型バ
イポーラトランジスタの接合温度を測定する方法を提供
することにある。
An object of the present invention is to provide a method for measuring the junction temperature of an insulated gate bipolar transistor by solving the above problems.

〔問題点を解決するための手段〕[Means for solving problems]

上述の目的を達成するために、本発明の絶縁ゲート型バ
イポーラトランジスタの測定方法は、絶縁ゲート型バイ
ポーラトランジスタのゲート端子・エミッタ端子間に電
源を接続してゲートに電圧を印加すると共に、コレクタ
端子・ゲート端子間に接続された可変抵抗により被素子
の温度を上昇させない程度に調整された測定電流をコレ
クタ端子・エミッタ端子間に流し、常温でのコレクタ端
子・エミッタ端子間の電圧降下VCE1を測定する第1手
段、コレクタ端子・エミッタ端子間に電圧源と電流源と
を接続して被素子への印加電圧,出力電流を設定して被
素子の接合温度を上昇させる第2手段、 前記第2手段を行った後に再度第1手段を行いコレクタ
端子・エミッタ端子間の電圧降下VCE2を測定する第3手
段、 第1手段と第3手段からΔVCE=VCE1−VCE2を求め、予
め測定してあるVCEと接合温度との関係から電力印加時
の接合温度を得ることとする。
In order to achieve the above-mentioned object, a method for measuring an insulated gate bipolar transistor according to the present invention is to connect a power supply between a gate terminal and an emitter terminal of an insulated gate bipolar transistor to apply a voltage to the gate and a collector terminal.・ A variable current connected between the gate terminals is used to flow a measured current adjusted to the extent that the temperature of the device is not increased between the collector and emitter terminals to reduce the voltage drop V CE1 between the collector and emitter terminals at room temperature. A first means for measuring; a second means for connecting a voltage source and a current source between a collector terminal and an emitter terminal to set an applied voltage and an output current to the device to raise the junction temperature of the device; After performing the second means, the first means is again performed to measure the voltage drop V CE2 between the collector terminal and the emitter terminal. From the third means, the first means and the third means, ΔV CE = V CE1 −V CE2 is obtained, and the junction temperature when power is applied is determined from the relationship between V CE and the junction temperature measured in advance.

〔作用〕[Action]

予め絶縁ゲート型バイポーラトランジスタの両電流端子
間に通電したときの電圧降下と接合温度との関係を求め
ておけば、電圧降下の測定より容易に接合温度を知るこ
とができる。
If the relationship between the voltage drop and the junction temperature when the current is applied between both current terminals of the insulated gate bipolar transistor is obtained in advance, the junction temperature can be known easily by measuring the voltage drop.

〔実施例〕〔Example〕

第1図(a)〜(c)は本発明の一実施例の測定手順を
示す。先ず、絶縁ゲート型バイポーラトランジスタのゲ
ート端子11,エミッタ端子12に電源2を接続しゲートに
電圧を印加すると共に、コレクタ端子13に接続した可変
抵抗3により調整された素子の温度を上昇させない程度
に調整された測定電流をコレクタ端子13,エミッタ端子1
2間に流し、常温での両端子間の電圧降下VCE1を測定す
る(図a)。次にコレクタ端子13,エミッタ端子12間に
電圧源4と電流源5を接続して素子1への印加電圧,出
力電流を設定する(図b)。これにより接合温度を上昇
させたのち、再び図aと同様に電源2により測定電流を
流し、コレクタ端子13,エミッタ端子12間の電圧降下V
CE2を測定する(図c)。ここでΔVCE=VCE1−VCE2を求
め、予め測定してあるVCEと接合温度との関係から電力
印加時の接合温度を得る。
FIGS. 1 (a) to 1 (c) show the measurement procedure of one embodiment of the present invention. First, the power supply 2 is connected to the gate terminal 11 and the emitter terminal 12 of the insulated gate bipolar transistor to apply a voltage to the gate, and to the extent that the temperature of the element adjusted by the variable resistor 3 connected to the collector terminal 13 is not raised. Adjusted measured current is applied to collector terminal 13 and emitter terminal 1
Flow between two terminals and measure the voltage drop V CE1 between both terminals at room temperature (Fig. A). Next, the voltage source 4 and the current source 5 are connected between the collector terminal 13 and the emitter terminal 12 to set the voltage applied to the device 1 and the output current (FIG. B). After increasing the junction temperature by this, the measurement current is made to flow again by the power supply 2 as in the case of Fig. A, and the voltage drop V between the collector terminal 13 and the emitter terminal 12
Measure CE2 (Fig. C). Here, ΔV CE = V CE1 −V CE2 is obtained, and the junction temperature at the time of applying power is obtained from the previously measured relationship between V CE and the junction temperature.

〔発明の効果〕〔The invention's effect〕

本発明によれば、ベース端子がない絶縁ゲート型バイポ
ーラトランジスタのエミッタ端子,コレクタ端子を利用
して、その間の電圧降下の温度依存性から容易に接合温
度を測定するもので、熱抵抗の評価,定格電力の決定に
有効に適用できる。
According to the present invention, the junction temperature is easily measured from the temperature dependence of the voltage drop between the emitter terminal and the collector terminal of the insulated gate bipolar transistor having no base terminal. It can be effectively applied to the determination of rated power.

【図面の簡単な説明】[Brief description of drawings]

第1図(a)〜(c)は本発明の一実施例の測定手順を
示す回路図、第2図(a)〜(c)はバイポーラトラン
ジスタの接合温度測定手順を示す回路図、第3図は絶縁
ゲート型バイポーラトランジスタの断面図である。 1:絶縁ゲート型バイポーラトランジスタ、12:エミッタ
端子、13:コレクタ端子。
1 (a) to 1 (c) are circuit diagrams showing the measurement procedure of one embodiment of the present invention, and FIGS. 2 (a) to 2 (c) are circuit diagrams showing the junction temperature measurement procedure of the bipolar transistor, and FIG. The figure is a cross-sectional view of an insulated gate bipolar transistor. 1: Insulated gate bipolar transistor, 12: Emitter terminal, 13: Collector terminal.

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】絶縁ゲート型バイポーラトランジスタのゲ
ート端子・エミッタ端子間に電源を接続してゲートに電
圧を印加すると共に、コレクタ端子・ゲート端子間に接
続された可変抵抗により被素子の温度を上昇させない程
度に調整された測定電流をコレクタ端子・エミッタ端子
間に流し、常温でのコレクタ端子・エミッタ端子間の電
圧降下VCE1を測定する第1手段、 コレクタ端子・エミッタ端子間に電圧源と電流源とを接
続して被素子への印加電圧,出力電流を設定して被素子
の接合温度を上昇させる第2手段、 前記第2手段を行った後に再度第1手段を行いコレクタ
端子・エミッタ端子間の電圧降下VCE2を測定する第3手
段、 第1手段と第3手段からΔVCE=VCE1−VCE2を求め、予
め測定してあるVCEと接合温度との関係から電力印加時
の接合温度を得ることを特徴とする絶縁ゲート型バイポ
ーラトランジスタの接合温度測定方法。
1. An insulated gate bipolar transistor is connected to a power supply between a gate terminal and an emitter terminal to apply a voltage to the gate, and a variable resistor connected between the collector terminal and the gate terminal raises the temperature of an element to be heated. The first means to measure the voltage drop V CE1 between the collector terminal and the emitter terminal at room temperature by flowing the measured current adjusted to the extent that it is not allowed to flow between the collector terminal and the emitter terminal. A second means for connecting a power source to set an applied voltage and an output current to the device to raise the junction temperature of the device; and after performing the second means, again performing the first means to collect collector and emitter terminals. third means for measuring the voltage drop V CE2 between, seeking ΔV CE = V CE1 -V CE2 from the first means and third means, when power is applied from the relationship between the junction temperature and the V CE which is previously measured Junction temperature measuring method of the insulated gate bipolar transistor, characterized in that to obtain a slip temperature.
JP17416587A 1987-07-13 1987-07-13 Method for measuring junction temperature of insulated gate bipolar transistor Expired - Lifetime JPH0743409B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP17416587A JPH0743409B2 (en) 1987-07-13 1987-07-13 Method for measuring junction temperature of insulated gate bipolar transistor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP17416587A JPH0743409B2 (en) 1987-07-13 1987-07-13 Method for measuring junction temperature of insulated gate bipolar transistor

Publications (2)

Publication Number Publication Date
JPS6416972A JPS6416972A (en) 1989-01-20
JPH0743409B2 true JPH0743409B2 (en) 1995-05-15

Family

ID=15973838

Family Applications (1)

Application Number Title Priority Date Filing Date
JP17416587A Expired - Lifetime JPH0743409B2 (en) 1987-07-13 1987-07-13 Method for measuring junction temperature of insulated gate bipolar transistor

Country Status (1)

Country Link
JP (1) JPH0743409B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08111446A (en) * 1994-10-07 1996-04-30 Rohm Co Ltd Temperature measuring apparatus at junction of semiconductor device

Also Published As

Publication number Publication date
JPS6416972A (en) 1989-01-20

Similar Documents

Publication Publication Date Title
US6144085A (en) Power transistor device having hot-location and cool-location temperature sensors
US4896196A (en) Vertical DMOS power transistor with an integral operating condition sensor
JPH01157573A (en) Semiconductor device and its manufacture
JPH0324791B2 (en)
JPH0230588B2 (en)
JPS6113381B2 (en)
JPH06334189A (en) Current detecting resistance of integrated structure for power mos device
JP2552880B2 (en) Vertical DMOS cell structure
JPH0743409B2 (en) Method for measuring junction temperature of insulated gate bipolar transistor
US5451806A (en) Method and device for sensing a surface temperature of an insulated gate semiconductor device
Robb et al. Current sensing in IGBTs for short-circuit protection
JPH0888290A (en) Semiconductor device and using method therefor
JPS5674960A (en) Semiconductor integrated circuit
US5990539A (en) Transistor component having an integrated emitter resistor
JP3534082B2 (en) On-chip temperature detector
JP2002368222A (en) Semiconductor device with overheating detecting function
JP2926785B2 (en) Semiconductor device
JPH0132665B2 (en)
JPH0590591A (en) Test device of insulated gate bipolar transistor
JPS605536A (en) Manufacture of semiconductor device
JPS61253853A (en) Semiconductor integrated circuit device
JPS61194874A (en) Semiconductor device
JPS5839058A (en) Semiconductor element for temperature sensor
JPH04326748A (en) Detecting method for temperature of semiconductor device
JPS6028393B2 (en) semiconductor equipment

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

EXPY Cancellation because of completion of term
FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080515

Year of fee payment: 13