JPH0739234Y2 - 半導体装置 - Google Patents

半導体装置

Info

Publication number
JPH0739234Y2
JPH0739234Y2 JP1986032787U JP3278786U JPH0739234Y2 JP H0739234 Y2 JPH0739234 Y2 JP H0739234Y2 JP 1986032787 U JP1986032787 U JP 1986032787U JP 3278786 U JP3278786 U JP 3278786U JP H0739234 Y2 JPH0739234 Y2 JP H0739234Y2
Authority
JP
Japan
Prior art keywords
electrically insulating
hole
recess
insulating substrate
pellet
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP1986032787U
Other languages
English (en)
Japanese (ja)
Other versions
JPS62145337U (tr
Inventor
英二 萩本
次郎 山田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP1986032787U priority Critical patent/JPH0739234Y2/ja
Publication of JPS62145337U publication Critical patent/JPS62145337U/ja
Application granted granted Critical
Publication of JPH0739234Y2 publication Critical patent/JPH0739234Y2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/4847Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H01L2224/48472Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1515Shape
    • H01L2924/15151Shape the die mounting substrate comprising an aperture, e.g. for underfilling, outgassing, window type wire connections
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Landscapes

  • Die Bonding (AREA)
JP1986032787U 1986-03-07 1986-03-07 半導体装置 Expired - Lifetime JPH0739234Y2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1986032787U JPH0739234Y2 (ja) 1986-03-07 1986-03-07 半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1986032787U JPH0739234Y2 (ja) 1986-03-07 1986-03-07 半導体装置

Publications (2)

Publication Number Publication Date
JPS62145337U JPS62145337U (tr) 1987-09-12
JPH0739234Y2 true JPH0739234Y2 (ja) 1995-09-06

Family

ID=30839797

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1986032787U Expired - Lifetime JPH0739234Y2 (ja) 1986-03-07 1986-03-07 半導体装置

Country Status (1)

Country Link
JP (1) JPH0739234Y2 (tr)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0746709B2 (ja) * 1986-08-11 1995-05-17 イビデン株式会社 電子部品搭載用基板

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5836500A (ja) * 1981-08-28 1983-03-03 マックス株式会社 製図ヘッドの符号化用ディスク取付装置
JPS6218084A (ja) * 1985-07-16 1987-01-27 新藤電子工業株式会社 半導体素子実装用プリント配線板の製造方法
JPS6239032A (ja) * 1985-08-14 1987-02-20 Matsushita Electric Works Ltd 電子素子用チツプキヤリア

Also Published As

Publication number Publication date
JPS62145337U (tr) 1987-09-12

Similar Documents

Publication Publication Date Title
US5504372A (en) Adhesively sealed metal electronic package incorporating a multi-chip module
US6262477B1 (en) Ball grid array electronic package
US5596231A (en) High power dissipation plastic encapsulated package for integrated circuit die
US5173844A (en) Integrated circuit device having a metal substrate
US7948076B2 (en) Semiconductor chip assembly with post/base heat spreader and vertical signal routing
US5578869A (en) Components for housing an integrated circuit device
JP2660295B2 (ja) 電子部品搭載用基板
US7256486B2 (en) Packaging device for semiconductor die, semiconductor device incorporating same and method of making same
JPH0739234Y2 (ja) 半導体装置
WO1996030942A1 (en) Components for housing an integrated circuit device
GB2301937A (en) IC package with a ball grid array on a single layer ceramic substrate
JPH0997860A (ja) 半導体装置
KR100203932B1 (ko) 칩에 방열 기판이 부착된 볼 그리드 어레이 패키지
JP2612468B2 (ja) 電子部品搭載用基板
JP2735920B2 (ja) インバータ装置
JPH0897329A (ja) 電子部品搭載装置
JP2649251B2 (ja) 電子部品搭載用基板
JP2003338579A (ja) 放熱板付き配線基板
JPS6095943A (ja) プラグインパツケ−ジとその製造方法
JP2604621B2 (ja) 半導体素子収納用パッケージの製造方法
JP2865166B1 (ja) 樹脂封止形電子部品
JP2023091272A (ja) 半導体モジュール及びその製造方法
JP2509428B2 (ja) 超小型電子パッケ―ジ
KR19980046821A (ko) 히트싱크가 부착된 볼 그리드 어레이(Ball Grid Array; BGA) 반도체 패키지의 구조 및 제조방법
JPH0582060B2 (tr)