JPH0731310Y2 - メモリ装置 - Google Patents
メモリ装置Info
- Publication number
- JPH0731310Y2 JPH0731310Y2 JP1987112005U JP11200587U JPH0731310Y2 JP H0731310 Y2 JPH0731310 Y2 JP H0731310Y2 JP 1987112005 U JP1987112005 U JP 1987112005U JP 11200587 U JP11200587 U JP 11200587U JP H0731310 Y2 JPH0731310 Y2 JP H0731310Y2
- Authority
- JP
- Japan
- Prior art keywords
- address
- buffer memory
- memory device
- address conversion
- cpu
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000006243 chemical reaction Methods 0.000 claims description 50
- 238000010586 diagram Methods 0.000 description 4
- 230000007423 decrease Effects 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 238000004364 calculation method Methods 0.000 description 2
- 230000010365 information processing Effects 0.000 description 2
- 238000009825 accumulation Methods 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 239000013256 coordination polymer Substances 0.000 description 1
- 238000013500 data storage Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1987112005U JPH0731310Y2 (ja) | 1987-07-23 | 1987-07-23 | メモリ装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1987112005U JPH0731310Y2 (ja) | 1987-07-23 | 1987-07-23 | メモリ装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6418350U JPS6418350U (enrdf_load_html_response) | 1989-01-30 |
JPH0731310Y2 true JPH0731310Y2 (ja) | 1995-07-19 |
Family
ID=31350560
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1987112005U Expired - Lifetime JPH0731310Y2 (ja) | 1987-07-23 | 1987-07-23 | メモリ装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0731310Y2 (enrdf_load_html_response) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11042490B2 (en) | 2018-11-15 | 2021-06-22 | Micron Technology, Inc. | Address obfuscation for memory |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5856279A (ja) * | 1981-09-30 | 1983-04-02 | Fujitsu Ltd | アドレス変換方式 |
-
1987
- 1987-07-23 JP JP1987112005U patent/JPH0731310Y2/ja not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPS6418350U (enrdf_load_html_response) | 1989-01-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8799621B2 (en) | Translation table control | |
US5749093A (en) | Enhanced information processing system using cache memory indication during DMA accessing | |
US5440708A (en) | Microprocessor and storage management system having said microprocessor | |
JPH04308953A (ja) | 仮想アドレス計算機装置 | |
JPH0731310Y2 (ja) | メモリ装置 | |
JPS63240653A (ja) | 記憶装置管理ユニットと仮想一実アドレス間の翻訳方法 | |
GB2221066A (en) | Address translation for I/O controller | |
JPS59173828A (ja) | デ−タ処理システム | |
US12182032B2 (en) | Memory migration and page fault avoidance | |
JPS6329297B2 (enrdf_load_html_response) | ||
JPH01226056A (ja) | アドレス変換回路 | |
JP2637853B2 (ja) | キャッシュメモリ装置 | |
JPS63286944A (ja) | アドレス変換バツフア無効化方式 | |
JPH0336648A (ja) | 電子計算機及びtlb装置とマイクロプロセッサチップ | |
JPH0784884A (ja) | 仮想計算機システム | |
JPH04352047A (ja) | アドレス変換制御方法および装置 | |
JPS6143744B2 (enrdf_load_html_response) | ||
JPS62192832A (ja) | アドレス変換方式 | |
JPH04291642A (ja) | キャッシュ制御方式 | |
JPS6049348B2 (ja) | アドレス変換対制御方式 | |
JPH04205535A (ja) | コピーオンライト方式 | |
JPS63317860A (ja) | アドレス変換バッファ制御方式 | |
JPH0612329A (ja) | Ram書替え方式 | |
JPS608971A (ja) | 中央処理装置 | |
JPH03154140A (ja) | 仮想記憶制御方式および情報処理装置 |