JPH066722A - Image display device - Google Patents

Image display device

Info

Publication number
JPH066722A
JPH066722A JP4162621A JP16262192A JPH066722A JP H066722 A JPH066722 A JP H066722A JP 4162621 A JP4162621 A JP 4162621A JP 16262192 A JP16262192 A JP 16262192A JP H066722 A JPH066722 A JP H066722A
Authority
JP
Japan
Prior art keywords
screen
signal
video signal
clock signal
horizontal scanning
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP4162621A
Other languages
Japanese (ja)
Inventor
Koji Ito
宏司 伊藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu General Ltd
Original Assignee
Fujitsu General Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu General Ltd filed Critical Fujitsu General Ltd
Priority to JP4162621A priority Critical patent/JPH066722A/en
Publication of JPH066722A publication Critical patent/JPH066722A/en
Pending legal-status Critical Current

Links

Landscapes

  • Television Receiver Circuits (AREA)
  • Television Systems (AREA)

Abstract

PURPOSE:To improve brightness on the center part of a screen so as to easily observe an image on the screen by reducing the scanning speed of scanning lines on the center of the screen and increasing it on both the ends to receive a high-vision signal. CONSTITUTION:When an image signal converted into a digital signal and extracted is inputted, a writing clock signal (Wck) and a reading clock signal (Rck) are inputted from a control part 3 for controlling a line memory 2 for storing the horizontal scanning lines of a video signal to the line memory 2. On the left and right ends of the horizontal scanning lines, the frequency of reading clock signal is increased several times the frequency of the writing clock signal and the video signal is compressed and outputted from a video signal output 4, and on the center of the horizontal scanning lines, the frequency of the writing clock signal is increased several times that of the reading clock signal and the video signal is extended and outputted. Thus the scanning speed of the screen is delayed on the center part of the screen as compared with the horizontal peripheral part.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は、CRTを用いた画像表
示装置に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to an image display device using a CRT.

【0002】[0002]

【従来の技術】ハイビジョンの映像は、一般に現在使用
されている通常のテレビより輝度が低下したものとなっ
ているが、その要因の一つは、ハイビジョンの走査線の
走査スピードが、通常のテレビより速くなっていること
に起因している。
2. Description of the Related Art High-definition images have lower brightness than ordinary televisions currently in use. One of the reasons is that the scanning speed of high-definition scanning lines is different from that of ordinary televisions. It is due to being faster.

【0003】[0003]

【発明が解決しようとする課題】本発明は、走査線の走
査スピードを画面の中央を遅くし両端を速くして、ハイ
ビジョン信号を受像することにより、受像画面の中央部
の輝度を上げて見やすくすることを目的とする。
SUMMARY OF THE INVENTION According to the present invention, the scanning speed of scanning lines is slowed down at the center of the screen and fastened at both ends to receive a high-definition signal, thereby increasing the brightness of the central portion of the screen for easy viewing. The purpose is to do.

【0004】[0004]

【課題を解決するための手段】図1は、本発明の一実施
例を示す、画像表示装置の要部電気回路ブロック図であ
り、同図に示すように、映像信号の水平走査線を記憶さ
せるラインメモリ2とラインメモリ2を制御する制御部
3を用いて、ディジタル信号に変換され抽出された映像
信号入力に対して、制御部3から書き込み用クロック信
号(Wck)と読み出し用クロック信号(Rck)とを
ラインメモリ2に入力して、水平走査線の左端及び右端
では、書き込みと読み出しのクロック信号の周波数比を
読み出しの方を数倍高くして映像信号を圧縮して出力
し、水平走査線の中央では、書き込みと読み出しのクロ
ック信号の周波数比を書き込みの方を数倍高くして映像
信号を伸長して出力し、両出力に基づき画面の走査スピ
ードを画面の水平方向の周辺部より中央部を遅くして走
査するものである。
FIG. 1 is a block diagram of an electric circuit of an essential part of an image display device showing an embodiment of the present invention. As shown in FIG. 1, horizontal scanning lines of video signals are stored. The line memory 2 and the control unit 3 for controlling the line memory 2 are used to input a write clock signal (Wck) and a read clock signal (Wck) from the control unit 3 with respect to the video signal input that is converted into a digital signal and extracted. Rck) is input to the line memory 2, and at the left end and the right end of the horizontal scanning line, the frequency ratio of the clock signal for writing and reading is increased several times in reading and the video signal is compressed and output. At the center of the scanning line, the frequency ratio of the clock signal for writing and reading is made several times higher than that for writing and the video signal is expanded and output, and the scanning speed of the screen is based on both outputs and the horizontal direction of the screen. It is to slow to scan the central portion than the peripheral portion.

【0005】[0005]

【作用】本発明は上記した構成により、水平走査線の左
端及び右端では、映像信号を圧縮し、水平走査線の中央
では、映像信号を伸長するようにし、図2は、本発明に
よる画面の偏向状態を示す説明図であり、同図に示すよ
うに、水平走査線の1Hの期間は変わらないようにし、
走査期間の両端(A及びCの部分)では急峻な立ち上が
りとし、中央部(Bの部分)ではなだらかな傾斜とした
波形の電流を水平偏向ヨークに流すことにより、画面の
走査スピードを画面の水平方向の周辺部より中央部を遅
くして走査することが可能となり、ハイビジョン信号受
像時に、受像画面の中央部の輝度を上げて見やすくする
ことが可能となる。
According to the present invention, the video signal is compressed at the left end and the right end of the horizontal scanning line and the video signal is expanded at the center of the horizontal scanning line according to the above configuration. FIG. 6 is an explanatory view showing a deflected state, and as shown in the figure, the period of 1H of the horizontal scanning line is not changed,
A current having a waveform with a steep rise at both ends (portions A and C) of the scanning period and a gently sloping waveform at the central portion (portion B) is passed through the horizontal deflection yoke, so that the scanning speed of the screen becomes horizontal. It becomes possible to scan the central part later than the peripheral part in the direction, and it becomes possible to raise the brightness of the central part of the image receiving screen to make it easier to see when receiving an HDTV signal.

【0006】[0006]

【実施例】図1は、本発明の一実施例を示す、画像表示
装置の要部電気回路ブロック図である。1は入力端子で
あり、ディジタル信号に変換され抽出された映像信号
(Din)が入力されており、同入力は入力端子1を介
してラインメモリ2に入力される。ラインメモリ2に
は、FIFO(first-in first-out)型のメモリを使用
し、制御部3から入力される書き込み用クロック信号
(Wck)と読み出し用クロック信号(Rck)を用い
て、入力端子1を介して入力された映像信号の水平走査
線を書き込み、順に読み出して出力するようにしてい
る。水平走査線の左端及び右端では、書き込み用クロッ
ク信号(Wck)と、読み出し用クロック信号(Rc
k)の周波数比を読み出しの方を数倍高くして映像信号
を圧縮し、水平走査線の中央では、書き込み用クロック
信号(Wck)と、読み出し用クロック信号(Rck)
の周波数比を書き込みの方を数倍高くして映像信号を伸
長して映像信号出力(Dout)として出力端子4を介
して出力し、同出力に基づき画面の走査スピードを画面
の水平方向の周辺部より中央部を遅くして走査できるよ
うにしている。
DESCRIPTION OF THE PREFERRED EMBODIMENTS FIG. 1 is a block diagram of an essential electric circuit of an image display device showing an embodiment of the present invention. Reference numeral 1 denotes an input terminal to which a video signal (Din) converted into a digital signal and extracted is input, and the input is input to the line memory 2 via the input terminal 1. A FIFO (first-in first-out) type memory is used as the line memory 2, and a write clock signal (Wck) and a read clock signal (Rck) input from the control unit 3 are used to input terminals. The horizontal scanning lines of the video signal input via 1 are written, read in order, and output. At the left and right ends of the horizontal scanning line, a write clock signal (Wck) and a read clock signal (Rc
The video signal is compressed by increasing the frequency ratio of k) to several times higher than that of the reading, and the writing clock signal (Wck) and the reading clock signal (Rck) are provided at the center of the horizontal scanning line.
The frequency ratio of writing is made several times higher than that of writing, and the video signal is expanded and output as a video signal output (Dout) through the output terminal 4, and based on the output, the scanning speed of the screen is increased in the horizontal direction of the screen. The central part is slower than the central part so that scanning can be performed.

【0007】図2は、本発明による画面の偏向状態を示
す説明図であり、同図に示すように、水平走査線の1H
の期間は変わらないようにし、走査期間の両端(A及び
Cの部分)では急峻な立ち上がりとし、中央部(Bの部
分)ではなだらかな傾斜とした波形の電流を水平偏向ヨ
ークに流すことにより、画面の走査スピードを画面の水
平方向の周辺部より中央部を遅くして走査することが可
能となり、図1で処理した映像信号を走査して表示する
ことにより、画面の中央部の輝度を上げるようにしてい
る。
FIG. 2 is an explanatory view showing the deflection state of the screen according to the present invention. As shown in FIG.
The period of time is kept unchanged, and a steep rise is made at both ends (portions A and C) of the scanning period, and a current having a waveform with a gentle slope is fed to the horizontal deflection yoke at the central portion (portion B), Scanning speed of the screen can be made slower in the central part than in the peripheral part in the horizontal direction of the screen, and the brightness of the central part of the screen can be increased by scanning and displaying the video signal processed in FIG. I am trying.

【0008】図3は、本発明による映像信号処理を示す
タイミングチャートである。Dinは、入力された映像
信号の画素データであり、Wckはラインメモリ2に対
する書き込み用クロック信号を示し、Rckはラインメ
モリ2に対する読み出し用クロック信号を示し、Dou
tは、映像信号としてラインメモリ2から出力される画
素データを示している。水平走査線の左端及び右端(図
2のA及びCに示す部分)では、書き込み用クロック信
号(Wck)の周波数を1とした場合、例えば、読み出
し用クロック信号(Rck)の周波数を8倍高くして映
像信号を1/8に圧縮するようにし、水平走査線の中央
(図2のBに示す部分)では、読み出し用クロック信号
(Rck)1とした場合、書き込み用クロック信号(W
ck)を8倍高くして映像信号を8倍に伸長して、映像
信号出力(Dout)としてラインメモリ2から出力で
きるようにしている。
FIG. 3 is a timing chart showing the video signal processing according to the present invention. Din is pixel data of the input video signal, Wck indicates a write clock signal for the line memory 2, Rck indicates a read clock signal for the line memory 2, and Dou
t represents pixel data output from the line memory 2 as a video signal. When the frequency of the write clock signal (Wck) is set to 1 at the left end and the right end (portions shown in A and C of FIG. 2) of the horizontal scanning line, for example, the frequency of the read clock signal (Rck) is increased eight times. Then, the video signal is compressed to ⅛, and when the read clock signal (Rck) 1 is set at the center of the horizontal scanning line (the portion indicated by B in FIG. 2), the write clock signal (W
ck) is increased eight times to expand the video signal eight times so that the video signal output (Dout) can be output from the line memory 2.

【0009】映像信号を上記のような信号処理とした場
合、図2において、走査期間の両端(A及びCの部分)
では、通常の8倍の走査スピードで画面を走査し、中央
部(Bの部分)では、通常の1/8の走査スピードで画
面を走査するようにして、全体の1Hの走査期間は変わ
らないようにして走査する。図3に示した実施例は、水
平走査線の左端及び右端の映像信号を1/8に圧縮し、
水平走査線の中央(図2のBに示す部分)では、8倍に
伸長するようにしているが、圧縮及び伸長する数値は1
/2と2倍を使用しても良いし、他の数値としても良
い。
When the video signal is processed as described above, both ends of the scanning period (portions A and C) in FIG.
Then, the screen is scanned at a scanning speed that is 8 times the normal scanning speed, and the screen is scanned at the scanning speed that is 1/8 the normal scanning speed in the central portion (B portion), so that the entire 1H scanning period does not change. To scan. In the embodiment shown in FIG. 3, the video signals at the left end and the right end of the horizontal scanning line are compressed to 1/8,
At the center of the horizontal scanning line (portion shown in B of FIG. 2), the expansion is performed 8 times, but the compression and expansion value is 1.
/ 2 and double may be used, or another value may be used.

【0010】[0010]

【発明の効果】以上説明したように、本発明によれば水
平走査線の左端及び右端では、映像信号を圧縮し、水平
走査線の中央では、映像信号を伸長するように信号処理
し、同映像信号に基づき、画面の走査スピードを画面の
水平方向の周辺部より中央部を遅くして走査することに
より、見かけ上、画面の中央部の輝度を上げて見やすく
することができ、ハイビジョン信号の画像表示装置に本
発明を採用すれば、画像表示装置の性能向上に寄与する
ところが大きい。
As described above, according to the present invention, the video signal is compressed at the left end and the right end of the horizontal scanning line and the video signal is expanded at the center of the horizontal scanning line. Based on the video signal, the scanning speed of the screen is slower in the central part than in the peripheral part of the screen in the horizontal direction to scan, so that it is possible to increase the brightness of the central part of the screen to make it easier to see. If the present invention is applied to an image display device, it greatly contributes to improving the performance of the image display device.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の一実施例を示す、画像表示装置の要部
電気回路ブロック図である。
FIG. 1 is a block diagram of an essential electric circuit of an image display device, showing an embodiment of the present invention.

【図2】本発明による画面の偏向状態を示す説明図であ
る。
FIG. 2 is an explanatory diagram showing a screen deflection state according to the present invention.

【図3】本発明による映像信号処理を示すタイミングチ
ャートである。
FIG. 3 is a timing chart showing video signal processing according to the present invention.

【符号の説明】[Explanation of symbols]

1 入力端子 2 メモリ 3 制御部 4 出力端子 1 input terminal 2 memory 3 control unit 4 output terminal

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】 映像信号の水平走査線を記憶させるライ
ンメモリ回路を用いて、ディジタル信号に変換され抽出
された映像信号入力に対して、水平走査線の左端及び右
端では、書き込みと読み出しのクロック信号の周波数比
を読み出しの方を数倍高くして映像信号を圧縮して出力
し、水平走査線の中央では、書き込みと読み出しのクロ
ック信号の周波数比を書き込みの方を数倍高くして映像
信号を伸長して出力し、両出力に基づき画面の走査スピ
ードを画面の水平方向の周辺部より中央部を遅くして走
査することを特徴とする画像表示装置。
1. A clock for writing and reading at a left end and a right end of a horizontal scanning line with respect to a video signal input which is converted into a digital signal and extracted by using a line memory circuit for storing the horizontal scanning line of the video signal. The video signal is compressed and output by increasing the frequency ratio of the signal to several times higher than that of the read image. At the center of the horizontal scanning line, the frequency ratio of the clock signal for writing and reading is increased to several times higher than that of the writing image. An image display device characterized in that a signal is expanded and outputted, and based on the both outputs, the scanning speed of the screen is made slower in the central part than in the peripheral part in the horizontal direction of the screen for scanning.
JP4162621A 1992-06-22 1992-06-22 Image display device Pending JPH066722A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4162621A JPH066722A (en) 1992-06-22 1992-06-22 Image display device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4162621A JPH066722A (en) 1992-06-22 1992-06-22 Image display device

Publications (1)

Publication Number Publication Date
JPH066722A true JPH066722A (en) 1994-01-14

Family

ID=15758094

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4162621A Pending JPH066722A (en) 1992-06-22 1992-06-22 Image display device

Country Status (1)

Country Link
JP (1) JPH066722A (en)

Similar Documents

Publication Publication Date Title
KR960010486B1 (en) Apparatus for defining an effective picture area of a high definition video signal when displayed on a screen with a different aspect ratio
US5805173A (en) System and method for capturing and transferring selected portions of a video stream in a computer system
US8508610B2 (en) Video signal processing apparatus
JP3257728B2 (en) High quality TV picture-in-picture signal processing method and apparatus
US6388711B1 (en) Apparatus for converting format for digital television
JP2005532740A (en) High-definition deinterlacing / frame doubling circuit and method thereof
JPH09307832A (en) Picture ratio converter and its method
JPH06138834A (en) Display device
JPH066722A (en) Image display device
KR100386045B1 (en) Video signal processing circuit
JP2687346B2 (en) Video processing method
KR0123769B1 (en) Picture in picture display circuit of image only in 16:9
JPH066723A (en) Image display device
JPH066724A (en) Image display device
JP2830954B2 (en) Television signal processor
JP2622622B2 (en) Scan line number conversion control method
KR0135832B1 (en) Pip circuit
JPH11136592A (en) Image processor
JP2970592B2 (en) Video processing method
JP2548017B2 (en) Double speed converter
JPH03289700A (en) Graphic display device
JPH05173530A (en) Multiinput video signal display device
JP4212212B2 (en) Image signal processing device
JP2561597B2 (en) Video signal acquisition method
JPS61199385A (en) Small picture-output control circuit for television receiver