JPH06252562A - Multilayered circuit board - Google Patents

Multilayered circuit board

Info

Publication number
JPH06252562A
JPH06252562A JP5062795A JP6279593A JPH06252562A JP H06252562 A JPH06252562 A JP H06252562A JP 5062795 A JP5062795 A JP 5062795A JP 6279593 A JP6279593 A JP 6279593A JP H06252562 A JPH06252562 A JP H06252562A
Authority
JP
Japan
Prior art keywords
circuit board
electrode
conductor
conductors
reinforcing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP5062795A
Other languages
Japanese (ja)
Inventor
Hiroaki Aiura
弘昭 相浦
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Alps Alpine Co Ltd
Original Assignee
Alps Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alps Electric Co Ltd filed Critical Alps Electric Co Ltd
Priority to JP5062795A priority Critical patent/JPH06252562A/en
Publication of JPH06252562A publication Critical patent/JPH06252562A/en
Withdrawn legal-status Critical Current

Links

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)

Abstract

PURPOSE:To reinforce the adherence strength between an edge electrode and the edge of a multilayered circuit board and to prevent peeling by providing a conductor layer, which is held between at least two insulating layers, and providing the edge electrode, which is deposited on the edge in the curved state, and reinforcing conductors, which are provided on the conductor layer and connected to only the edge electrode. CONSTITUTION:A multilayered circuit board 1 is formed by laminating four insulating layers 4 1a-1d. Reinforcing conductors 5a and 5b are provided on conductor layers 1f and 1h, respectively. The reinforcing conductors 5a and 5b are provided in the arc belt shape along a semi-circular groove, on which an edge electrode 3 is deposited. The inner surface of the arc belt is connected to the edge electrode 3. All outer surface is insulated from the inner circuit conductor. The reinforcing conductors 5a and 5b are provided so as to obtain mechanical connection with the edge electrode 3 and do not function electrically. The reinforcing conductors 5a and 5b are formed by plating or baking in the same step as for the inner circuit conductor.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】この発明は、面実装型の回路ブロ
ックに用いて好適な多層回路基板の構造に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a multilayer circuit board structure suitable for use in a surface mount type circuit block.

【0002】[0002]

【従来の技術】図3は、面実装型の回路ブロック10の
外観図である。図3において、6は多層回路基板であ
り、11は多層回路基板6の一方の面を覆う金属製のシ
ールドケースである。シールドケース11は、多層回路
基板6の端面にメッキや焼付けによって被着した接地電
極2に、ハンダ12で電気的に接続されると共に機械的
に固定されている。
2. Description of the Related Art FIG. 3 is an external view of a surface mounting type circuit block 10. In FIG. 3, 6 is a multilayer circuit board, and 11 is a metal shield case that covers one surface of the multilayer circuit board 6. The shield case 11 is electrically connected and mechanically fixed to the ground electrode 2 attached to the end surface of the multilayer circuit board 6 by plating or baking with solder 12.

【0003】図4は多層回路基板6の斜視図である。多
層回路基板6は、4枚の絶縁層6aないし6dを積層し
て成り、端面の一部に、メッキや焼付けによって湾曲状
に被着した接地電極2および端面電極3を備えている。
接地電極2および端面電極3はそれぞれ、回路ブロック
10をマザーボード(図示せず)上の外部回路電極に接
続するための端子として用いられる外部接続用の電極で
ある。
FIG. 4 is a perspective view of the multilayer circuit board 6. The multilayer circuit board 6 is formed by laminating four insulating layers 6a to 6d, and is provided with a ground electrode 2 and an end surface electrode 3 which are attached in a curved shape by plating or baking on a part of the end surface.
Each of the ground electrode 2 and the end surface electrode 3 is an electrode for external connection used as a terminal for connecting the circuit block 10 to an external circuit electrode on a mother board (not shown).

【0004】図5はこの多層回路基板6の断面図であ
る。図5において、多層回路基板6の上下両面および4
枚の絶縁層6aないし6dの層間にはそれぞれ導体層6
eないし6iが設けられ、各導体層6eないし6iには
内部回路導体4aないし4hが形成されている。そして
内部回路導体4aおよび4bは端面電極3に接続され、
内部回路導体4cないし4hは接地電極2に接続されて
いる。
FIG. 5 is a sectional view of the multilayer circuit board 6. In FIG. 5, the upper and lower surfaces of the multilayer circuit board 6 and 4
Conductor layers 6 are provided between the insulating layers 6a to 6d, respectively.
e to 6i are provided, and internal circuit conductors 4a to 4h are formed on the respective conductor layers 6e to 6i. The internal circuit conductors 4a and 4b are connected to the end face electrode 3,
The internal circuit conductors 4c to 4h are connected to the ground electrode 2.

【0005】[0005]

【発明が解決しようとする課題】多層回路基板Gの端面
は比較的粗雑であり、面積が小さいこともあって、回路
ブロック10をマザーボード上の外部回路電極にハンダ
付け接続する際に、接地電極2および端面電極3がハン
ダ付けの熱によって剥がれやすい。またハンダ付け接続
後においても、温度や湿度の変化に応じてマザーボード
が膨張収縮する際に接地電極2や端面電極3に応力が加
わり、これら電極2,3が多層回路基板6の端面から剥
がれやすいという問題がある。特に図5に於ける端面電
極3のように、接続されている内部回路導体4a,4b
の数が少ない電極においてはその問題が大きい。
When the circuit block 10 is soldered and connected to the external circuit electrode on the mother board, the end face of the multilayer circuit board G is relatively rough and has a small area. 2 and the end face electrode 3 are easily peeled off by the heat of soldering. Even after soldering and connection, stress is applied to the ground electrode 2 and the end face electrode 3 when the mother board expands and contracts in response to changes in temperature and humidity, and these electrodes 2 and 3 are easily peeled off from the end face of the multilayer circuit board 6. There is a problem. In particular, like the end surface electrode 3 in FIG. 5, the internal circuit conductors 4a and 4b connected to each other are connected.
The problem is large in the electrode having a small number of.

【0006】このため、従来の多層回路基板6は、接地
電極2や端面電極3を被着する端面を湾曲状に形成し
て、電極2,3の面積を大きくすると共に、電極2,3
の一部が剥がれた状態になっても、剥がれた電極が端面
から浮き上がらないようにされている。しかしながら、
応力によって電極が端面から引き剥がされ易いものであ
った。このように従来の多層回路基板6を用いた面実装
型の回路ブロック10は、回路ブロック10を製造する
時も、また回路ブロック10をマザーボードに組み込ん
だ後にも、外部接続用の電極が剥がれ易いものであり、
この発明はこれらの問題を解決するものである。
For this reason, in the conventional multilayer circuit board 6, the end surfaces to which the ground electrode 2 and the end surface electrodes 3 are adhered are formed in a curved shape to increase the area of the electrodes 2 and 3 and to increase the size of the electrodes 2 and 3.
Even if a part of the electrode is peeled off, the peeled electrode is prevented from rising from the end face. However,
The electrode was easily peeled off from the end face due to the stress. As described above, in the surface-mounting type circuit block 10 using the conventional multilayer circuit board 6, the electrodes for external connection are easily peeled off even when the circuit block 10 is manufactured and after the circuit block 10 is mounted on the motherboard. Is something
The present invention solves these problems.

【0007】[0007]

【課題を解決するための手段】上記の問題を解決するた
め、この発明による多層回路基板は、少なくとも2枚の
絶縁層に挟まれた導体層を備えており、端面に湾曲状に
被着された端面電極と、導体層に設けられ端面電極のみ
に接続された補強用導体を備えている。
In order to solve the above problems, a multilayer circuit board according to the present invention comprises a conductor layer sandwiched between at least two insulating layers and is curvedly attached to an end face. And an end face electrode and a reinforcing conductor provided on the conductor layer and connected only to the end face electrode.

【0008】[0008]

【作用】補強用導体は絶縁層に挟まれて保持され、端面
電極は多層回路基板の端面に被着されると共に補強用導
体に接続されて保持される。よって各導体層において、
内部回路導体および補強用導体の少なくとも一つによっ
て端面電極を保持することができる。
The reinforcing conductor is held by being sandwiched between the insulating layers, and the end face electrode is attached to the end face of the multilayer circuit board and connected to and held by the reinforcing conductor. Therefore, in each conductor layer,
The end face electrode can be held by at least one of the internal circuit conductor and the reinforcing conductor.

【0009】[0009]

【実施例】図2にこの発明の実施例である多層回路基板
1の断面図を示す。多層回路基板1は4枚の絶縁層1a
ないし1dを積層して成り、上下両面及び各絶縁層1a
ないし1dの間には、それぞれ導体層1eないし1iが
設けられている。この多層回路基板1が図5に示した従
来の多層回路基板6と異なるところは、導体層1fおよ
び1hにそれぞれ補強用導体5aおよび5bが設けられ
ている点にある。外観および接地電極2、端面電極3、
内部回路導体4aないし4hについては、多層回路基板
6と同一なので、多層回路基板6と同一の符号を付けて
詳細な説明は省略する。
FIG. 2 is a sectional view of a multilayer circuit board 1 which is an embodiment of the present invention. The multilayer circuit board 1 has four insulating layers 1a.
To 1d are laminated to form upper and lower surfaces and insulating layers 1a.
Conductor layers 1e to 1i are respectively provided between 1 to 1d. This multilayer circuit board 1 differs from the conventional multilayer circuit board 6 shown in FIG. 5 in that conductor layers 1f and 1h are provided with reinforcing conductors 5a and 5b, respectively. Appearance and ground electrode 2, end face electrode 3,
Since the internal circuit conductors 4a to 4h are the same as those of the multilayer circuit board 6, the same reference numerals as those of the multilayer circuit board 6 are given and detailed description thereof is omitted.

【0010】次に、図1に多層回路基板1の要部を破断
して示し、補強用導体5a,5bについて説明する。図
1は多層回路基板1について絶縁層1aの一部を破断し
たもので、説明の便宜上、内部回路導体4aないし4h
は省略してある。
Next, the reinforcing conductors 5a and 5b will be described by breaking away the essential part of the multilayer circuit board 1 in FIG. FIG. 1 shows a multilayer circuit board 1 in which a part of the insulating layer 1a is broken. For convenience of explanation, internal circuit conductors 4a to 4h
Is omitted.

【0011】補強用導体5a,5bはそれぞれ導体層1
f,1hにおいて、端面電極3を被着した半円形の溝に
沿って円弧帯状に設けられている。円弧帯の内周は端面
電極3に接続され、外周はすべて内部回路導体から絶縁
されている。これら補強用導体5a,5bが、内部回路
導体4aないし4hと異なる点は、端面電極3に沿って
のみ設けられており、端面電極3にのみ接続されている
点にある。すなわち補強用導体5a,5bは端面電極3
に機械的に接続する目的で設けられたものであり、電気
的には機能しないものである。これら補強用導体5a,
5bは、内部回路導体4aないし4hと同一の工程で、
メッキあるいは焼付けによって形成される。
The reinforcing conductors 5a and 5b are the conductor layers 1 respectively.
In f and 1h, they are provided in the shape of an arc along the semicircular groove to which the end face electrode 3 is adhered. The inner circumference of the arcuate band is connected to the end face electrode 3, and the outer circumference is insulated from the internal circuit conductors. The reinforcing conductors 5a and 5b are different from the internal circuit conductors 4a to 4h in that they are provided only along the end face electrode 3 and are connected only to the end face electrode 3. That is, the reinforcing conductors 5a and 5b are the end surface electrodes 3
It is provided for the purpose of mechanically connecting to, and does not function electrically. These reinforcing conductors 5a,
5b is the same process as the internal circuit conductors 4a to 4h,
It is formed by plating or baking.

【0012】なお、以上の説明では端面電極3に補強用
導体5a,5bを接続したが、端面電極3に限らず必要
に応じて、接地電極2に補強用導体5a,5bを接続し
ても良い。また必ずしも、端面電極3または接地電極2
が内部回路導体4aないし4hと接続されていない導体
層すべてに補強用導体5a,5bを設ける必要はない。
Although the reinforcing conductors 5a and 5b are connected to the end face electrode 3 in the above description, the reinforcing conductors 5a and 5b are not limited to the end face electrode 3 and may be connected to the ground electrode 2 if necessary. good. In addition, the end surface electrode 3 or the ground electrode 2 is not always required.
It is not necessary to provide the reinforcing conductors 5a and 5b on all the conductor layers which are not connected to the internal circuit conductors 4a to 4h.

【0013】[0013]

【発明の効果】この発明によれば、多層回路基板の端面
に設けた端面電極は、各導体層に於て、内部回路導体お
よび補強用導体の少なくとも一方によって保持すること
ができる。補強用導体を設けることによって端面電極と
多層回路基板の端面との密着強度が補われ、たとえ端面
電極が端面に密着していなくても、端面電極は各導体層
において保持され、実質的に密着状態に保たれて剥がれ
が生じない。従ってハンダ付けする時の加熱温度や、加
熱時間は許容範囲が広く、ハンダ付けが容易であり、ま
たハンダ付け後も外部から加わる応力に対して強く、実
用上の問題が生じにくいという効果が得られる。
According to the present invention, the end face electrode provided on the end face of the multilayer circuit board can be held by at least one of the internal circuit conductor and the reinforcing conductor in each conductor layer. By providing a reinforcing conductor, the adhesion strength between the end face electrode and the end face of the multilayer circuit board is supplemented, and even if the end face electrode is not in close contact with the end face, the end face electrode is held in each conductor layer, and substantially adheres. It is kept in a state and does not peel off. Therefore, the heating temperature and heating time during soldering have a wide allowable range, soldering is easy, and it is strong against external stress even after soldering, and practical problems do not occur easily. To be

【図面の簡単な説明】[Brief description of drawings]

【図1】この発明による多層回路基板の要部破断図であ
る。
FIG. 1 is a fragmentary cutaway view of a multilayer circuit board according to the present invention.

【図2】この発明による多層回路基板の断面図である。FIG. 2 is a sectional view of a multilayer circuit board according to the present invention.

【図3】回路ブロックの外観図である。FIG. 3 is an external view of a circuit block.

【図4】多層回路基板の外観図である。FIG. 4 is an external view of a multilayer circuit board.

【図5】従来の多層回路基板の断面図である。FIG. 5 is a cross-sectional view of a conventional multilayer circuit board.

【符号の説明】[Explanation of symbols]

1 多層回路基板 1a,1b,1c,1d 絶縁層 1e,1f,1g,1h,1i 導体層 2 接地電極 3 端面電極 5a,5b 補強用導体 DESCRIPTION OF SYMBOLS 1 Multilayer circuit board 1a, 1b, 1c, 1d Insulating layer 1e, 1f, 1g, 1h, 1i Conductor layer 2 Grounding electrode 3 End surface electrode 5a, 5b Reinforcing conductor

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】 少なくとも2枚の絶縁層に挟まれた導体
層を備えた多層回路基板であって、その多層回路基板の
端面に湾曲状に被着された端面電極と、前記導体層に設
けられ前記端面電極のみに接続された補強用導体を備え
たことを特徴とする多層回路基板。
1. A multi-layer circuit board comprising a conductor layer sandwiched between at least two insulating layers, the end surface electrode being curvedly attached to an end surface of the multi-layer circuit board, and provided on the conductor layer. And a reinforcing conductor connected only to the end face electrode.
JP5062795A 1993-02-26 1993-02-26 Multilayered circuit board Withdrawn JPH06252562A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5062795A JPH06252562A (en) 1993-02-26 1993-02-26 Multilayered circuit board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5062795A JPH06252562A (en) 1993-02-26 1993-02-26 Multilayered circuit board

Publications (1)

Publication Number Publication Date
JPH06252562A true JPH06252562A (en) 1994-09-09

Family

ID=13210647

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5062795A Withdrawn JPH06252562A (en) 1993-02-26 1993-02-26 Multilayered circuit board

Country Status (1)

Country Link
JP (1) JPH06252562A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06338670A (en) * 1993-05-31 1994-12-06 Matsushita Electric Works Ltd Printed wiring board
WO2007132599A1 (en) 2006-05-17 2007-11-22 Murata Manufacturing Co., Ltd., Multilayer module with case
CN108461453A (en) * 2017-02-22 2018-08-28 京瓷株式会社 Electronic component mounting substrate, electronic device and electronic module
JP2018200976A (en) * 2017-05-29 2018-12-20 京セラ株式会社 Electronic element mounting substrate, electronic device, and electronic module

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06338670A (en) * 1993-05-31 1994-12-06 Matsushita Electric Works Ltd Printed wiring board
WO2007132599A1 (en) 2006-05-17 2007-11-22 Murata Manufacturing Co., Ltd., Multilayer module with case
US7660132B2 (en) 2006-05-17 2010-02-09 Murata Manufacturing Co., Ltd. Covered multilayer module
CN108461453A (en) * 2017-02-22 2018-08-28 京瓷株式会社 Electronic component mounting substrate, electronic device and electronic module
JP2018200976A (en) * 2017-05-29 2018-12-20 京セラ株式会社 Electronic element mounting substrate, electronic device, and electronic module

Similar Documents

Publication Publication Date Title
US6189200B1 (en) Method for producing multi-layered chip inductor
JP3307133B2 (en) Ceramic electronic components
JPS62173813A (en) Surface acoustic wave element
US4381423A (en) High capacitance bus bar manufacturing technique
JPH06252562A (en) Multilayered circuit board
JPH08222831A (en) Mounting body for surface mount parts
JPH10335823A (en) Multilayered ceramic circuit board and manufacture thereof
JP2001102747A (en) Multilayer board, and manufacturing method thereof and mounting structure of coaxial connector on the multilayer board
JPH06223805A (en) Battery integrated type printed circuit board and manufacture thereof
JP2000124063A (en) Ceramic electronic component
JP3168801B2 (en) Ceramic capacitors
JP3254927B2 (en) Ceramic electronic components
JPH08139562A (en) Chip piezoelectric resonance component
JP3136760B2 (en) Chip type three-terminal capacitor
JPH046197Y2 (en)
JP3018830B2 (en) Electronic component and method of manufacturing the same
JP3173259B2 (en) Manufacturing method of dielectric resonator
JPH10163002A (en) Chip electronic component and its manufacture
JPH0119815Y2 (en)
JPH06104152A (en) Forming method for terminal electrode for chip type electronic part
JP4051751B2 (en) Manufacturing method for terminals of electronic components
JPH09148728A (en) Mounting body for surface mounting component
JPH0888138A (en) Ceramic electronic part
JPH05122004A (en) Surface acoustic wave element
JPH06204001A (en) Constant laminated chip resistor

Legal Events

Date Code Title Description
A300 Withdrawal of application because of no request for examination

Free format text: JAPANESE INTERMEDIATE CODE: A300

Effective date: 20000509