JP2001102747A - Multilayer board, and manufacturing method thereof and mounting structure of coaxial connector on the multilayer board - Google Patents

Multilayer board, and manufacturing method thereof and mounting structure of coaxial connector on the multilayer board

Info

Publication number
JP2001102747A
JP2001102747A JP27825899A JP27825899A JP2001102747A JP 2001102747 A JP2001102747 A JP 2001102747A JP 27825899 A JP27825899 A JP 27825899A JP 27825899 A JP27825899 A JP 27825899A JP 2001102747 A JP2001102747 A JP 2001102747A
Authority
JP
Japan
Prior art keywords
hole
dielectric substrate
film layer
dielectric
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
JP27825899A
Other languages
Japanese (ja)
Inventor
Taihei Nakada
大平 中田
Shigeru Mikami
成 三上
Takeshi Kumamoto
剛 熊本
Hideaki Fukuda
英明 福田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP27825899A priority Critical patent/JP2001102747A/en
Publication of JP2001102747A publication Critical patent/JP2001102747A/en
Abandoned legal-status Critical Current

Links

Abstract

PROBLEM TO BE SOLVED: To improve electrical characteristics and reliability. SOLUTION: A stripline 1 is formed on one side of a dielectric board 22 having a conductor film layer formed on the other side, a through-hole 9 conducting to the stripline 1 is formed thereon, a peep hole 7 for exposing the through-hole 9 is formed into a dielectric board 21 having a conductor film layer on one side, and the dielectric boards 21, 22 are laminated one above the other with their conductor film layers back to back, to form a multilayer board 2. A coaxial connector 4 to be mounted on this board 2 uses a type having a center conductor 42 integrated with the body 41, the body 41 is mounted on the multilayer board 2 with the center conductor 42 passing through the through-hole 9, and the center conductor 42 is soldered to the through-hole 9 at the peep hole 7 side.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】本発明は、例えばレーダ用空
中線装置の電力分配/合成回路など、特に高い周波数帯
で使用される多層基板とその製造方法および該多層基板
への同軸コネクタ取り付け構造に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a multi-layer board used in a high frequency band, such as a power distribution / combining circuit of an antenna device for radar, a method of manufacturing the same, and a structure for attaching a coaxial connector to the multi-layer board.

【0002】[0002]

【従来の技術】例えばレーダ用空中線装置の電力分配/
合成回路などにおいては、ストリップラインの形成され
た多層基板に同軸コネクタを例えば垂直に取り付けるこ
とが多い。従来のこの種の取り付け構造には、図3に示
すものがあった。すなわち、2枚の誘電体基板21,2
2を張り合わせて多層基板2を作成する際、両方の誘電
体基板21,22に穴を空けてストリップライン1の先
端に貫通スルーホール3を形成する。多層基板2に接続
される同軸コネクタ4には本体41と中心導体42とが
固定されたものを使用し、中心導体42がスルーホール
3を通るように本体41を多層基板2に固定したのち、
中心導体42を半田付けなどで固定するようにしてい
た。
2. Description of the Related Art For example, power distribution /
In a composite circuit or the like, a coaxial connector is often attached, for example, vertically to a multilayer substrate on which a strip line is formed. FIG. 3 shows a conventional mounting structure of this type. That is, the two dielectric substrates 21 and
When the multilayer substrate 2 is formed by laminating the two, a through hole 3 is formed at the end of the strip line 1 by making a hole in both the dielectric substrates 21 and 22. The coaxial connector 4 connected to the multilayer board 2 has a main body 41 and a center conductor 42 fixed thereto. The main body 41 is fixed to the multilayer board 2 so that the center conductor 42 passes through the through hole 3.
The center conductor 42 was fixed by soldering or the like.

【0003】このほか、図4に示すように一方の誘電体
22側に穴を空けて不貫通スルーホール5とし、同軸コ
ネクタ6として本体41と中心導体42とが分離するタ
イプのものを使用し、中心導体42を予め不貫通スルー
ホール5に半田付けなどで接続したのち本体41をビス
等によって多層基板2に固定するようにしたものがあっ
た。
In addition, as shown in FIG. 4, a hole is made on one dielectric 22 side to form a non-penetrating through hole 5, and a coaxial connector 6 of a type in which a main body 41 and a center conductor 42 are separated from each other is used. In some cases, the center conductor 42 is connected to the non-penetrating through hole 5 in advance by soldering or the like, and then the main body 41 is fixed to the multilayer substrate 2 with screws or the like.

【0004】[0004]

【発明が解決しようとする課題】ところが図3に示す手
法では、ストリップライン1と中心導体42との導通の
ためには誘電体基板21側のスルーホールは本来必要無
く、構造上の無駄となっている。さらに悪いことに、こ
の不要なスルーホールがリアクタンス成分として振る舞
うために、特に高周波を取り扱う場合にはインピーダン
スの不整合を生じ、電気的特性が悪化して信号のロスな
どを生じる原因となっていた。
However, in the method shown in FIG. 3, through holes on the side of the dielectric substrate 21 are essentially unnecessary for conduction between the strip line 1 and the center conductor 42, and the structure is wasted. ing. To make matters worse, this unnecessary through-hole acts as a reactance component, which causes impedance mismatching, especially when handling high frequencies, causing electrical characteristics to deteriorate and signal loss to occur. .

【0005】また図4に示す手法では、本体41から中
心導体42を分離し個別に多層基板2への取り付けを行
うため、その際に位置ずれが生じると、これに起因する
機械的ストレスが半田付け部分に直接に作用することに
なる。このため接続部分の断線などを生じる危険性が大
きく、信頼性を損なう原因となっていた。特に、同軸コ
ネクタ6の形状が小型化された場合には尚更であり、何
らかの対策が望まれていた。
In the method shown in FIG. 4, since the center conductor 42 is separated from the main body 41 and individually attached to the multilayer board 2, if a displacement occurs at that time, mechanical stress caused by the displacement is reduced by soldering. It will act directly on the attachment. For this reason, there is a high risk of disconnection of the connection portion and the like, which is a cause of reducing reliability. This is especially true when the shape of the coaxial connector 6 is reduced in size, and some measures have been desired.

【0006】本発明は上記事情によりなされたもので、
その目的は、電気的特性の向上と信頼性の向上とを図っ
た多層基板とその製造方法および該多層基板への同軸コ
ネクタ取り付け構造を提供することにある。
[0006] The present invention has been made in view of the above circumstances,
It is an object of the present invention to provide a multilayer board with improved electrical characteristics and improved reliability, a method for manufacturing the same, and a structure for attaching a coaxial connector to the multilayer board.

【0007】[0007]

【課題を解決するための手段】上記目的を達成するため
に本発明に係わる多層基板とその製造方法は、一方面に
導体膜層が形成され他方面にストリップラインが配され
た第1の誘電体基板に対し、第2の誘電体基板を前記他
方面上に積層してなる多層基板にあって、前記第1の誘
電体基板に、前記ストリップラインと導通しかつ前記導
体膜層と絶縁されたスルーホールを形成し、前記第2の
誘電体基板に、前記スルーホール形成部分を露出させる
のぞき穴を形成するようにしたものである。
In order to achieve the above object, a multi-layer substrate and a method of manufacturing the same according to the present invention are directed to a first dielectric substrate having a conductive film layer formed on one surface and a strip line disposed on the other surface. A multilayer substrate formed by laminating a second dielectric substrate on the other surface with respect to the body substrate, wherein the first dielectric substrate is electrically connected to the strip line and insulated from the conductive film layer. A through hole is formed, and a peep hole exposing the through hole forming portion is formed in the second dielectric substrate.

【0008】また本発明に係わる同軸コネクタ取り付け
構造は、本体およびこの本体と絶縁された中心導体が一
体化された同軸コネクタを上記多層基板に取り付けるた
めの取り付け構造であって、該同軸コネクタの中心導体
を前記スルーホールに通した状態で本体を前記第1の誘
電体基板に接続固定し、前記中心導体を前記のぞき穴側
から前記ストリップラインに接続固定するようにしたも
のである。
A coaxial connector mounting structure according to the present invention is a mounting structure for mounting a coaxial connector, in which a main body and a center conductor insulated from the main body are integrated, to the multilayer substrate, wherein the coaxial connector has a center. The main body is connected and fixed to the first dielectric substrate with the conductor passing through the through hole, and the center conductor is connected and fixed to the strip line from the peephole side.

【0009】このような手段を講じたことにより、同軸
コネクタを多層基板に取り付ける際に中心導体が前記の
ぞき穴から露出することになる。この中心導体は、接続
されるべきストリップラインと導通するスルーホールに
通された状態であり、のぞき穴から半田付けなどでスト
リップラインに接続固定することができる。
By taking such measures, the center conductor is exposed from the peephole when the coaxial connector is mounted on the multilayer board. The center conductor is in a state of being passed through a through hole that is electrically connected to a strip line to be connected, and can be connected and fixed to the strip line by soldering or the like from a peep hole.

【0010】このとき、のぞき穴を形成した分だけスル
ーホールの長さが短くなる。これによりリアクタンス成
分が減少し、従って特に高周波帯でのインピーダンス不
整合を解消して電気的特性を向上させることが可能とな
る。もちろん、のぞき穴から見て中心導体が露出してい
るので、作業性を損なうことも無い。
[0010] At this time, the length of the through hole is reduced by the amount corresponding to the formation of the observation hole. As a result, the reactance component is reduced, so that it is possible to improve the electrical characteristics by eliminating the impedance mismatch particularly in the high frequency band. Of course, the workability is not impaired because the central conductor is exposed when viewed from the peephole.

【0011】また本発明では、前記第2の誘電体基板の
積層面とは反対側の面に導体膜層が形成されていると
き、前記第1および第2の誘電体基板の導体膜層間を互
いに電気的に結合するスルーホールを前記のぞき穴の周
囲に形成してもよい。このようにすることで同軸コネク
タの取り付け部分にシールド効果を及ぼすことができ、
このことによっても電気的特性の向上を図れる。
Further, in the present invention, when a conductive film layer is formed on a surface of the second dielectric substrate opposite to the lamination surface, the conductive film layers of the first and second dielectric substrates are separated from each other. A through hole electrically connected to each other may be formed around the peep hole. By doing so, a shield effect can be exerted on the mounting portion of the coaxial connector,
This can also improve the electrical characteristics.

【0012】[0012]

【発明の実施の形態】以下、図面を参照して本発明の実
施の形態を詳細に説明する。図1は、本発明に係わる同
軸コネクタ取り付け構造を示す図である。図1において
図3、図4と共通する部分には同一の符号を付す。図1
に示す構成では、まず、同軸コネクタ4として本体41
と中心導体42とが固定されたものを使用する。この同
軸コネクタ4が取り付けられる多層基板2は、例えば以
下のごとく作成される。
Embodiments of the present invention will be described below in detail with reference to the drawings. FIG. 1 is a diagram showing a coaxial connector mounting structure according to the present invention. In FIG. 1, the same reference numerals are given to portions common to FIG. 3 and FIG. FIG.
In the configuration shown in FIG.
And the center conductor 42 are fixed. The multilayer board 2 to which the coaxial connector 4 is attached is prepared, for example, as follows.

【0013】(1)図1(a)に示すように、片方の面
にアース用導体膜層(符号付さず)が形成された誘電体
基板22の他方の面に、所望のパターンのストリップラ
イン1を形成する。このストリップライン1の先端部に
同軸コネクタ4の中心導体42の寸法に合わせて穴を空
け、この穴にストリップライン1と接続する導体膜層を
形成して貫通スルーホール9を形成する。もちろんこの
貫通スルーホール9に被さる導体膜層は、アース用導体
膜層と絶縁されている。
(1) As shown in FIG. 1 (a), a strip of a desired pattern is formed on the other surface of a dielectric substrate 22 having a ground conductor film layer (not numbered) formed on one surface. Form line 1. A hole is formed at the end of the strip line 1 in accordance with the size of the central conductor 42 of the coaxial connector 4, and a through-hole 9 is formed by forming a conductor film layer connected to the strip line 1 in this hole. Of course, the conductor film layer covering the through-hole 9 is insulated from the conductor film layer for grounding.

【0014】(2)片方の面にアース用導体膜層が形成
された誘電体基板21に、のぞき穴7を形成する。のぞ
き穴7は、図1(b)に示すように中心導体42が見え
る位置に設け、貫通スルーホール9が露出するサイズと
する。より好ましくは、中心導体42を貫通スルーホー
ル9に半田付けする作業(手作業、機械的作業を問わな
い)が容易に行えるサイズとする。なお図1に示すごと
く、のぞき穴7の周囲には導体膜層を形成しない。
(2) A peephole 7 is formed in the dielectric substrate 21 having a conductor film layer for grounding formed on one surface. The peep hole 7 is provided at a position where the center conductor 42 can be seen as shown in FIG. More preferably, the size is set so that the work (whether manual work or mechanical work) of soldering the center conductor 42 to the through-hole 9 can be easily performed. As shown in FIG. 1, no conductor film layer is formed around the peephole 7.

【0015】(3)2枚の誘電体基板21,22を、互
いのアース用導体膜層が形成された面を反対向きにして
張り合わせる。この状態から両誘電体基板21,22の
アース用導体膜層を結ぶように、かつストリップライン
1を避けつつ両誘電体基板21,22を通して穴を空け
る。好ましくは、図2に示すようにのぞき穴7の周囲を
取り囲むように複数の穴を空けるようにする。この穴に
導体膜層を形成してアース用の貫通スルーホール8を形
成し、多層基板2とする。このときのぞき穴7のサイズ
はアース用の貫通スルーホール8の配置径よりも小さく
なる。
(3) The two dielectric substrates 21 and 22 are attached to each other with the surfaces on which the grounding conductor film layers are formed opposite to each other. In this state, holes are made through the dielectric substrates 21 and 22 so as to connect the ground conductor film layers of the dielectric substrates 21 and 22 and avoid the strip line 1. Preferably, a plurality of holes are formed so as to surround the perimeter of the peep hole 7 as shown in FIG. A conductor film layer is formed in this hole to form a through-hole 8 for grounding, and the multilayer substrate 2 is obtained. At this time, the size of the observation hole 7 is smaller than the arrangement diameter of the through-hole 8 for grounding.

【0016】このようにして形成された多層基板2に、
のぞき穴7の反対面から同軸コネクタ4を取り付ける。
その際、中心導体42を貫通スルーホール9に通した状
態でネジ止めなどにより本体41を固定する。そのの
ち、のぞき穴7側から中心導体42を半田付けなどによ
り貫通スルーホール9と固定するようにすれば良い。
The multilayer substrate 2 formed as described above includes
The coaxial connector 4 is attached from the opposite surface of the peep hole 7.
At this time, the main body 41 is fixed by screwing or the like while the center conductor 42 is passed through the through-hole 9. After that, the center conductor 42 may be fixed to the through-hole 9 by soldering or the like from the peephole 7 side.

【0017】上記構成で特徴的なのは、同軸コネクタ4
の取り付け面と反対側の誘電体基板21に、のぞき穴7
を形成したことにある。すなわち図1(本願発明)と図
3(従来例)とを比較して判るように、のぞき穴7を設
けることにより中心導体42の貫通部分の長さが誘電体
基板21の厚み分だけ短くなる。これによりリアクタン
ス成分を減らすことができ、特に高周波帯域でのインピ
ーダンス不整合を解消して電気的特性を向上させること
ができる。
The above configuration is characterized by the coaxial connector 4
In the dielectric substrate 21 on the side opposite to the mounting surface of
Has been formed. That is, as can be seen by comparing FIG. 1 (the present invention) and FIG. 3 (conventional example), the length of the penetrating portion of the center conductor 42 is reduced by the thickness of the dielectric substrate 21 by providing the peep holes 7. . As a result, the reactance component can be reduced, and in particular, the impedance mismatch in a high frequency band can be eliminated and the electrical characteristics can be improved.

【0018】しかも、同軸コネクタ4には本体41と中
心導体42とが一体化されたタイプのものを使用してい
るため、取り付けの際に中心導体42の固定部分に機械
的ストレスが集中することを避けることができる。この
ため断線などの虞を削減でき、信頼性を向上させること
が可能となる。
In addition, since the coaxial connector 4 is of a type in which the main body 41 and the central conductor 42 are integrated, mechanical stress concentrates on the fixed portion of the central conductor 42 during installation. Can be avoided. For this reason, the possibility of disconnection can be reduced, and the reliability can be improved.

【0019】また上記構成によれば、図2に示すごとく
のぞき穴7の周囲に設けられた貫通スルーホール8は、
中心導体42の半田付け部分に対してシールド効果を及
ぼす。これによっても電気的特性の向上を図ることがで
きる。
Further, according to the above configuration, as shown in FIG. 2, the through through hole 8 provided around the peep hole 7
The shield effect is exerted on the soldered portion of the center conductor 42. This can also improve the electrical characteristics.

【0020】なお本発明は上記構成に限るものではな
く、同軸コネクタ4に代えて、同軸の線材を直接多層基
板2に接続固定するような用途にも使用することが可能
である。このほか、本発明の要旨を逸脱しない範囲で種
々の変形実施を行うことができる。
The present invention is not limited to the above-described configuration, but can be used in applications in which a coaxial wire is directly connected to and fixed to the multilayer substrate 2 instead of the coaxial connector 4. In addition, various modifications can be made without departing from the spirit of the present invention.

【0021】[0021]

【発明の効果】以上詳述したように本発明によれば、電
気的特性の向上と信頼性の向上とを図った多層基板とそ
の製造方法および該多層基板への同軸コネクタ取り付け
構造を提供することが可能となる。
As described above in detail, according to the present invention, there are provided a multilayer substrate having improved electrical characteristics and improved reliability, a method of manufacturing the same, and a structure for attaching a coaxial connector to the multilayer substrate. It becomes possible.

【図面の簡単な説明】[Brief description of the drawings]

【図1】 本発明に係わる同軸コネクタ取り付け構造を
示す断面図。
FIG. 1 is a cross-sectional view showing a coaxial connector mounting structure according to the present invention.

【図2】 本発明に係わる同軸コネクタ取り付け構造を
示す上面図。
FIG. 2 is a top view showing a coaxial connector mounting structure according to the present invention.

【図3】 従来の取り付け構造の一例を示す断面図。FIG. 3 is a sectional view showing an example of a conventional mounting structure.

【図4】 従来の取り付け構造の一例を示す断面図。FIG. 4 is a sectional view showing an example of a conventional mounting structure.

【符号の説明】[Explanation of symbols]

1…ストリップライン 2…多層基板 21,22…誘電体基板 3…貫通スルーホール 4…同軸コネクタ 41…本体 42…中心導体 5…不貫通スルーホール 6…同軸コネクタ 7…のぞき穴 8…アース用の貫通スルーホール 9…貫通スルーホール DESCRIPTION OF SYMBOLS 1 ... Strip line 2 ... Multilayer board 21 and 22 ... Dielectric board 3 ... Through-hole 4 ... Coaxial connector 41 ... Body 42 ... Center conductor 5 ... Non-through-hole 6 ... Coaxial connector 7 ... Peephole 8 ... Grounding Through through hole 9 ... Through through hole

フロントページの続き (72)発明者 熊本 剛 神奈川県川崎市幸区小向東芝町1番地 株 式会社東芝小向工場内 (72)発明者 福田 英明 神奈川県川崎市幸区小向東芝町1番地 株 式会社東芝小向工場内 Fターム(参考) 5E023 AA01 AA16 BB22 CC22 FF01 HH01 HH11 HH16 HH18 5E346 AA42 BB02 FF34 FF45 GG15 GG28 HH06 HH07 Continuing on the front page (72) Inventor Tsuyoshi Kumamoto 1 Kosaka Toshiba-cho, Saiwai-ku, Kawasaki City, Kanagawa Prefecture Inside the Toshiba Komukai Plant (72) Inventor Hideaki Fukuda 1 Kochi Toshiba-cho, Saiwai-ku, Kawasaki City, Kanagawa Prefecture F-term in Toshiba Komukai Plant (reference) 5E023 AA01 AA16 BB22 CC22 FF01 HH01 HH11 HH16 HH18 5E346 AA42 BB02 FF34 FF45 GG15 GG28 HH06 HH07

Claims (6)

【特許請求の範囲】[Claims] 【請求項1】 一方面に導体膜層が形成され他方面にス
トリップラインが配された第1の誘電体基板に対し、第
2の誘電体基板を前記他方面上に積層してなる多層基板
において、 前記第1の誘電体基板には、 前記ストリップラインと導通しかつ前記導体膜層と絶縁
されたスルーホールを形成し、 前記第2の誘電体基板には、 前記スルーホール形成部分を露出させるのぞき穴を形成
してなることを特徴とする多層基板。
1. A multilayer substrate comprising a first dielectric substrate having a conductor film layer formed on one surface and a strip line disposed on the other surface, and a second dielectric substrate laminated on the other surface. In the first dielectric substrate, a through hole that is electrically connected to the strip line and is insulated from the conductive film layer is formed, and the second dielectric substrate exposes the through hole forming portion. A multilayer substrate characterized by forming a peephole to be formed.
【請求項2】 前記第2の誘電体基板の積層面とは反対
側の面に導体膜層が形成されているとき、さらに、前記
のぞき穴の周囲に、前記第1および第2の誘電体基板の
導体膜層間を互いに電気的に結合するスルーホールを形
成してなることを特徴とする請求項1に記載の多層基
板。
2. When the conductive film layer is formed on the surface of the second dielectric substrate opposite to the lamination surface, the first and second dielectric substrates are further provided around the peephole. The multi-layer substrate according to claim 1, wherein a through hole is formed between the conductive film layers of the substrate to electrically couple with each other.
【請求項3】 一方面に導体膜層が形成された第1の誘
電体基板の他方面にストリップラインを配する工程と、 このストリップラインと導通しかつ前記導体膜層と絶縁
されたスルーホールを第1の誘電体基板に形成する工程
と、 第2の誘電体基板に、前記スルーホールを露出させるこ
との可能なのぞき穴を形成する工程と、 前記第1の誘電体基板の他方面上に、前記第2の誘電体
基板を、前記のぞき穴から前記スルーホール形成部分が
露出するようにして積層させる工程とを具備することを
特徴とする多層基板の製造方法。
3. A step of arranging a strip line on the other surface of the first dielectric substrate having a conductor film layer formed on one surface, and a through hole electrically connected to the strip line and insulated from the conductor film layer. Forming on the first dielectric substrate, forming a peephole capable of exposing the through-hole on the second dielectric substrate, and forming on the other surface of the first dielectric substrate And laminating the second dielectric substrate so that the through-hole forming portion is exposed from the peep hole.
【請求項4】 前記第2の誘電体基板の積層面とは反対
側の面に導体膜層が形成されているとき、さらに、前記
第1および第2の誘電体基板の導体膜層間を互いに電気
的に結合するスルーホールを前記のぞき穴の周囲に形成
する工程を備えることを特徴とする請求項3に記載の多
層基板の製造方法。
4. When a conductive film layer is formed on a surface of the second dielectric substrate opposite to a lamination surface, furthermore, the conductive film layers of the first and second dielectric substrates are further separated from each other. 4. The method according to claim 3, further comprising a step of forming a through hole for electrically coupling around the peep hole.
【請求項5】 一方面に導体膜層が形成され他方面にス
トリップラインが配された第1の誘電体基板に対し第2
の誘電体基板を前記他方面上に積層してなる多層基板
に、本体およびこの本体と絶縁された中心導体が一体化
された同軸コネクタを取り付けるための同軸コネクタ取
り付け構造であって、 前記第1の誘電体基板には、前記ストリップラインと導
通しかつ前記導体膜層と絶縁されたスルーホールが形成
され、 前記第2の誘電体基板には、前記スルーホール形成部分
を露出させるのぞき穴が形成され、 前記同軸コネクタは、前記中心導体を前記スルーホール
に通した状態で本体を前記第1の誘電体基板に接続固定
され、前記中心導体が前記のぞき穴側から前記ストリッ
プラインに接続固定されることを特徴とする同軸コネク
タ取り付け構造。
5. A first dielectric substrate having a conductor film layer formed on one surface and a strip line disposed on the other surface, wherein the second dielectric substrate has a second dielectric film layer.
A coaxial connector mounting structure for mounting a coaxial connector in which a main body and a central conductor insulated from the main body are integrated on a multilayer substrate obtained by laminating the dielectric substrate on the other surface; In the dielectric substrate, a through hole that is electrically connected to the strip line and is insulated from the conductive film layer is formed. In the second dielectric substrate, a peep hole that exposes the through hole forming portion is formed. In the coaxial connector, the main body is connected and fixed to the first dielectric substrate in a state where the center conductor is passed through the through hole, and the center conductor is connected and fixed to the strip line from the peephole side. A coaxial connector mounting structure, characterized in that:
【請求項6】 前記第2の誘電体基板の積層面とは反対
側の面に導体膜層が形成されているとき、さらに、前記
のぞき穴の周囲に、前記第1および第2の誘電体基板の
導体膜層間を互いに電気的に結合するスルーホールが形
成されたことを特徴とする請求項5に記載の同軸コネク
タ取り付け構造。
6. When the conductive film layer is formed on the surface of the second dielectric substrate opposite to the laminating surface, the first and second dielectric materials are further provided around the viewing hole. 6. The coaxial connector mounting structure according to claim 5, wherein a through hole is formed to electrically connect the conductive film layers of the substrate to each other.
JP27825899A 1999-09-30 1999-09-30 Multilayer board, and manufacturing method thereof and mounting structure of coaxial connector on the multilayer board Abandoned JP2001102747A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP27825899A JP2001102747A (en) 1999-09-30 1999-09-30 Multilayer board, and manufacturing method thereof and mounting structure of coaxial connector on the multilayer board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP27825899A JP2001102747A (en) 1999-09-30 1999-09-30 Multilayer board, and manufacturing method thereof and mounting structure of coaxial connector on the multilayer board

Publications (1)

Publication Number Publication Date
JP2001102747A true JP2001102747A (en) 2001-04-13

Family

ID=17594841

Family Applications (1)

Application Number Title Priority Date Filing Date
JP27825899A Abandoned JP2001102747A (en) 1999-09-30 1999-09-30 Multilayer board, and manufacturing method thereof and mounting structure of coaxial connector on the multilayer board

Country Status (1)

Country Link
JP (1) JP2001102747A (en)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006237904A (en) * 2005-02-23 2006-09-07 Maspro Denkoh Corp Patch antenna
JP2008028333A (en) * 2006-07-25 2008-02-07 Mitsubishi Electric Corp Printed wiring board and its manufacturing method
JP2010050104A (en) * 2003-02-19 2010-03-04 Moog Inc Wider band high frequency slip ring system
JP2012191122A (en) * 2011-03-14 2012-10-04 Mitsubishi Electric Corp High-frequency module
JP2014150524A (en) * 2013-01-11 2014-08-21 Mitsubishi Electric Corp Feeder circuit
EP2958190A1 (en) 2014-06-17 2015-12-23 Kabushiki Kaisha Toshiba Antenna device and wireless device
JP2018029155A (en) * 2016-08-19 2018-02-22 株式会社東芝 Converter and manufacturing method thereof
KR102159506B1 (en) * 2019-03-25 2020-09-24 주식회사 센서뷰 Massive MIMO Antenna Device

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010050104A (en) * 2003-02-19 2010-03-04 Moog Inc Wider band high frequency slip ring system
JP2006237904A (en) * 2005-02-23 2006-09-07 Maspro Denkoh Corp Patch antenna
JP2008028333A (en) * 2006-07-25 2008-02-07 Mitsubishi Electric Corp Printed wiring board and its manufacturing method
JP4749966B2 (en) * 2006-07-25 2011-08-17 三菱電機株式会社 Method for manufacturing printed wiring board
JP2012191122A (en) * 2011-03-14 2012-10-04 Mitsubishi Electric Corp High-frequency module
JP2014150524A (en) * 2013-01-11 2014-08-21 Mitsubishi Electric Corp Feeder circuit
EP2958190A1 (en) 2014-06-17 2015-12-23 Kabushiki Kaisha Toshiba Antenna device and wireless device
JP2016005136A (en) * 2014-06-17 2016-01-12 株式会社東芝 Antenna device, and wireless device
US9705195B2 (en) 2014-06-17 2017-07-11 Kabushiki Kaisha Toshiba Antenna device and wireless device
JP2018029155A (en) * 2016-08-19 2018-02-22 株式会社東芝 Converter and manufacturing method thereof
KR102159506B1 (en) * 2019-03-25 2020-09-24 주식회사 센서뷰 Massive MIMO Antenna Device

Similar Documents

Publication Publication Date Title
US10375838B2 (en) Sleeved coaxial printed circuit board vias
EP0069102B1 (en) Impedance matching stripline transition for microwave signals
US5517747A (en) Method and apparatus for the interconnection of radio frequency (RF) monolithic microwave integrated circuits
WO2000054363A1 (en) Balun
US20030179055A1 (en) System and method of providing highly isolated radio frequency interconnections
US6263198B1 (en) Multi-layer printed wiring board having integrated broadside microwave coupled baluns
JPH0583015A (en) Directional coupler and manufacture thereof and manufacture of circuit board having directional coupler
WO2019082714A1 (en) Multilayer board, interposer, and electronic apparatus
JP2001102747A (en) Multilayer board, and manufacturing method thereof and mounting structure of coaxial connector on the multilayer board
JPH06350312A (en) Connection structure between coaxial connector and multi-layer printed circuit board
US20050082087A1 (en) Dielectric structure for printed circuit board traces
JPH0799397A (en) Printed board structure
JPS6016701A (en) Microwave printed board circuit
JPH10327004A (en) Circuit module with coaxial connector
JPH1168313A (en) Printed wiring board
JPH08204444A (en) Converter function incorporated type gps antenna
JPH0637412A (en) Printed wiring board
JPH0685099A (en) Signal circuit of high frequency circuit board
JP2000068716A (en) Multilayer transmission line
JP3091020B2 (en) High frequency wiring board
WO2019087753A1 (en) Interposer and electronic device
JPH0720943Y2 (en) Multilayer printed wiring board
JP2003338693A (en) Method of connecting coaxial cable and multilayer printed wiring board
JPH088619A (en) Strip line with control screw and its assembling method
WO2009157563A1 (en) Measuring device for transmission line boards and high-frequency parts

Legal Events

Date Code Title Description
A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20060119

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20060131

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20060425

A762 Written abandonment of application

Free format text: JAPANESE INTERMEDIATE CODE: A762

Effective date: 20060623