JPH0625063Y2 - 電流切換形論理回路 - Google Patents
電流切換形論理回路Info
- Publication number
- JPH0625063Y2 JPH0625063Y2 JP1987124789U JP12478987U JPH0625063Y2 JP H0625063 Y2 JPH0625063 Y2 JP H0625063Y2 JP 1987124789 U JP1987124789 U JP 1987124789U JP 12478987 U JP12478987 U JP 12478987U JP H0625063 Y2 JPH0625063 Y2 JP H0625063Y2
- Authority
- JP
- Japan
- Prior art keywords
- stage
- circuit
- power supply
- field effect
- drain
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000005669 field effect Effects 0.000 claims description 17
- 230000000694 effects Effects 0.000 claims description 3
- 239000008186 active pharmaceutical agent Substances 0.000 description 16
- 238000010586 diagram Methods 0.000 description 5
- 230000008878 coupling Effects 0.000 description 3
- 238000010168 coupling process Methods 0.000 description 3
- 238000005859 coupling reaction Methods 0.000 description 3
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 2
- 101100484930 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) VPS41 gene Proteins 0.000 description 1
- 238000000034 method Methods 0.000 description 1
Landscapes
- Logic Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1987124789U JPH0625063Y2 (ja) | 1987-08-18 | 1987-08-18 | 電流切換形論理回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1987124789U JPH0625063Y2 (ja) | 1987-08-18 | 1987-08-18 | 電流切換形論理回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6429924U JPS6429924U (enrdf_load_stackoverflow) | 1989-02-22 |
JPH0625063Y2 true JPH0625063Y2 (ja) | 1994-06-29 |
Family
ID=31374822
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1987124789U Expired - Lifetime JPH0625063Y2 (ja) | 1987-08-18 | 1987-08-18 | 電流切換形論理回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0625063Y2 (enrdf_load_stackoverflow) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2539908B2 (ja) * | 1989-03-01 | 1996-10-02 | 住友電気工業株式会社 | 半導体論理回路 |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58114630A (ja) * | 1981-12-28 | 1983-07-08 | Fujitsu Ltd | 論理回路 |
JPH0681039B2 (ja) * | 1985-03-11 | 1994-10-12 | 日本電気株式会社 | 電界効果トランジスタ論理回路 |
-
1987
- 1987-08-18 JP JP1987124789U patent/JPH0625063Y2/ja not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPS6429924U (enrdf_load_stackoverflow) | 1989-02-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5034629A (en) | Output control circuit for reducing through current in CMOS output buffer | |
US4042839A (en) | Low power dissipation combined enhancement depletion switching driver circuit | |
US4412139A (en) | Integrated MOS driver stage with a large output signal ratio | |
US4253033A (en) | Wide bandwidth CMOS class A amplifier | |
EP0346898B1 (en) | Power supply switching circuit | |
US5059829A (en) | Logic level shifting circuit with minimal delay | |
US4342928A (en) | Circuit and method for voltage level conversion | |
US4883985A (en) | Mesfet latch circuit | |
JPH07170163A (ja) | 変換器回路 | |
JP2544808B2 (ja) | 差動増幅回路 | |
KR100332847B1 (ko) | 단일단부입력논리게이트를가진집적논리회로 | |
JPH0625063Y2 (ja) | 電流切換形論理回路 | |
US4521704A (en) | Differential amplifying circuit | |
US4924116A (en) | Feedback source coupled FET logic | |
GB2052201A (en) | Differential amplifier suitable for metal oxide semiconductor integrated circuits | |
US4954730A (en) | Complementary FET circuit having merged enhancement/depletion FET output | |
JPS625725A (ja) | スイツチング電界効果トランジスタの制御ゲ−トに論理信号を加える論理回路 | |
JP2562831B2 (ja) | レベル変換回路 | |
US5087836A (en) | Electronic circuit including a parallel combination of an E-FET and a D-FET | |
JP2655912B2 (ja) | 半導体集積回路 | |
JP2886008B2 (ja) | 半導体論理回路 | |
JPH04306915A (ja) | レベル変換回路 | |
JPS6028415B2 (ja) | インバ−タ回路 | |
JPH0774556A (ja) | 差動形cmos論理回路 | |
JPS62217721A (ja) | 電界効果トランジスタ論理回路 |