JPH0622000B2 - マイクロプロセツサ装置 - Google Patents

マイクロプロセツサ装置

Info

Publication number
JPH0622000B2
JPH0622000B2 JP60189994A JP18999485A JPH0622000B2 JP H0622000 B2 JPH0622000 B2 JP H0622000B2 JP 60189994 A JP60189994 A JP 60189994A JP 18999485 A JP18999485 A JP 18999485A JP H0622000 B2 JPH0622000 B2 JP H0622000B2
Authority
JP
Japan
Prior art keywords
address
page
segment
memory
linear
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP60189994A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61286946A (ja
Inventor
ジヨン・エイチ・クロフオード
ポール・エス・リース
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of JPS61286946A publication Critical patent/JPS61286946A/ja
Publication of JPH0622000B2 publication Critical patent/JPH0622000B2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/14—Protection against unauthorised use of memory or access to memory
    • G06F12/1416—Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights
    • G06F12/145—Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights the protection being virtual, e.g. for virtual blocks or segments before a translation mechanism
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
JP60189994A 1985-06-13 1985-08-30 マイクロプロセツサ装置 Expired - Lifetime JPH0622000B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US744389 1984-06-13
US74438985A 1985-06-13 1985-06-13

Publications (2)

Publication Number Publication Date
JPS61286946A JPS61286946A (ja) 1986-12-17
JPH0622000B2 true JPH0622000B2 (ja) 1994-03-23

Family

ID=24992533

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60189994A Expired - Lifetime JPH0622000B2 (ja) 1985-06-13 1985-08-30 マイクロプロセツサ装置

Country Status (8)

Country Link
JP (1) JPH0622000B2 (xx)
KR (1) KR900005897B1 (xx)
CN (1) CN1008839B (xx)
DE (1) DE3618163C2 (xx)
FR (1) FR2583540B1 (xx)
GB (2) GB2176918B (xx)
HK (1) HK53590A (xx)
SG (1) SG34090G (xx)

Families Citing this family (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1988007721A1 (en) * 1987-04-02 1988-10-06 Unisys Corporation Associative address translator for computer memory systems
US5251308A (en) * 1987-12-22 1993-10-05 Kendall Square Research Corporation Shared memory multiprocessor with data hiding and post-store
US5226039A (en) * 1987-12-22 1993-07-06 Kendall Square Research Corporation Packet routing switch
US5055999A (en) * 1987-12-22 1991-10-08 Kendall Square Research Corporation Multiprocessor digital data processing system
US5761413A (en) 1987-12-22 1998-06-02 Sun Microsystems, Inc. Fault containment system for multiprocessor with shared memory
US5341483A (en) * 1987-12-22 1994-08-23 Kendall Square Research Corporation Dynamic hierarchial associative memory
US5313647A (en) * 1991-09-20 1994-05-17 Kendall Square Research Corporation Digital data processor with improved checkpointing and forking
CA2078315A1 (en) * 1991-09-20 1993-03-21 Christopher L. Reeve Parallel processing apparatus and method for utilizing tiling
CA2078312A1 (en) 1991-09-20 1993-03-21 Mark A. Kaufman Digital data processor with improved paging
GB2260629B (en) * 1991-10-16 1995-07-26 Intel Corp A segment descriptor cache for a microprocessor
US5895489A (en) * 1991-10-16 1999-04-20 Intel Corporation Memory management system including an inclusion bit for maintaining cache coherency
CN1068687C (zh) * 1993-01-20 2001-07-18 联华电子股份有限公司 存录多段语音的存储器动态分配方法
EP0613090A1 (de) * 1993-02-26 1994-08-31 Siemens Nixdorf Informationssysteme Aktiengesellschaft Verfahren zur Prüfung der Zulässigkeit von direkten Speicherzugriffen in Datenverarbeitungsanlagen
US5548746A (en) * 1993-11-12 1996-08-20 International Business Machines Corporation Non-contiguous mapping of I/O addresses to use page protection of a process
US5590297A (en) * 1994-01-04 1996-12-31 Intel Corporation Address generation unit with segmented addresses in a mircroprocessor
US6622211B2 (en) * 2001-08-15 2003-09-16 Ip-First, L.L.C. Virtual set cache that redirects store data to correct virtual set to avoid virtual set store miss penalty
KR100406924B1 (ko) * 2001-10-12 2003-11-21 삼성전자주식회사 내용 주소화 메모리 셀
US7689485B2 (en) 2002-08-10 2010-03-30 Cisco Technology, Inc. Generating accounting data based on access control list entries
GB2396930B (en) 2002-11-18 2005-09-07 Advanced Risc Mach Ltd Apparatus and method for managing access to a memory
AU2003278350A1 (en) 2002-11-18 2004-06-15 Arm Limited Secure memory for protecting against malicious programs
GB2396034B (en) 2002-11-18 2006-03-08 Advanced Risc Mach Ltd Technique for accessing memory in a data processing apparatus
US7171539B2 (en) 2002-11-18 2007-01-30 Arm Limited Apparatus and method for controlling access to a memory
US7149862B2 (en) 2002-11-18 2006-12-12 Arm Limited Access control in a data processing apparatus
US7900017B2 (en) * 2002-12-27 2011-03-01 Intel Corporation Mechanism for remapping post virtual machine memory pages
WO2005017754A1 (en) * 2003-07-29 2005-02-24 Cisco Technology, Inc. Force no-hit indications for cam entries based on policy maps
US20060090034A1 (en) * 2004-10-22 2006-04-27 Fujitsu Limited System and method for providing a way memoization in a processing environment
GB2448523B (en) * 2007-04-19 2009-06-17 Transitive Ltd Apparatus and method for handling exception signals in a computing system
US8799620B2 (en) * 2007-06-01 2014-08-05 Intel Corporation Linear to physical address translation with support for page attributes
KR101671494B1 (ko) 2010-10-08 2016-11-02 삼성전자주식회사 공유 가상 메모리를 이용한 멀티 프로세서 및 주소 변환 테이블 생성 방법
FR3065826B1 (fr) * 2017-04-28 2024-03-15 Patrick Pirim Procede et dispositif associe automatises aptes a memoriser, rappeler et, de maniere non volatile des associations de messages versus labels et vice versa, avec un maximum de vraisemblance
KR20200077287A (ko) * 2018-12-20 2020-06-30 에스케이하이닉스 주식회사 메모리 장치, 이를 포함하는 메모리 시스템 및 그것의 동작 방법

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA784373A (en) * 1963-04-01 1968-04-30 W. Bremer John Content addressed memory system
GB1281387A (en) * 1969-11-22 1972-07-12 Ibm Associative store
US3761902A (en) * 1971-12-30 1973-09-25 Ibm Functional memory using multi-state associative cells
GB1457423A (en) * 1973-01-17 1976-12-01 Nat Res Dev Associative memories
GB1543736A (en) * 1976-06-21 1979-04-04 Nat Res Dev Associative processors
US4376297A (en) * 1978-04-10 1983-03-08 Signetics Corporation Virtual memory addressing device
GB1595740A (en) * 1978-05-25 1981-08-19 Fujitsu Ltd Data processing apparatus
US4377855A (en) * 1980-11-06 1983-03-22 National Semiconductor Corporation Content-addressable memory
GB2127994B (en) * 1982-09-29 1987-01-21 Apple Computer Memory management unit for digital computer
US4442482A (en) * 1982-09-30 1984-04-10 Venus Scientific Inc. Dual output H.V. rectifier power supply driven by common transformer winding
USRE37305E1 (en) * 1982-12-30 2001-07-31 International Business Machines Corporation Virtual memory address translation mechanism with controlled data persistence

Also Published As

Publication number Publication date
JPS61286946A (ja) 1986-12-17
SG34090G (en) 1990-08-03
GB2176918B (en) 1989-11-01
GB8519991D0 (en) 1985-09-18
KR900005897B1 (ko) 1990-08-13
KR870003427A (ko) 1987-04-17
GB2176918A (en) 1987-01-07
GB8612679D0 (en) 1986-07-02
FR2583540A1 (fr) 1986-12-19
FR2583540B1 (fr) 1991-09-06
DE3618163A1 (de) 1986-12-18
CN85106711A (zh) 1987-02-04
GB2176920B (en) 1989-11-22
DE3618163C2 (de) 1995-04-27
GB2176920A (en) 1987-01-07
CN1008839B (zh) 1990-07-18
HK53590A (en) 1990-07-27

Similar Documents

Publication Publication Date Title
US5321836A (en) Virtual memory management method and apparatus utilizing separate and independent segmentation and paging mechanism
JPH0622000B2 (ja) マイクロプロセツサ装置
US5526504A (en) Variable page size translation lookaside buffer
US5412787A (en) Two-level TLB having the second level TLB implemented in cache tag RAMs
KR920005280B1 (ko) 고속 캐쉬 시스템
US5173872A (en) Content addressable memory for microprocessor system
US6408373B2 (en) Method and apparatus for pre-validating regions in a virtual addressing scheme
US4724518A (en) Odd/even storage in cache memory
US5123101A (en) Multiple address space mapping technique for shared memory wherein a processor operates a fault handling routine upon a translator miss
US5265227A (en) Parallel protection checking in an address translation look-aside buffer
US5257361A (en) Method and apparatus for controlling one or more hierarchical memories using a virtual storage scheme and physical to virtual address translation
EP0560598B1 (en) Cache memory
US5375214A (en) Single translation mechanism for virtual storage dynamic address translation with non-uniform page sizes
US5230045A (en) Multiple address space system including address translator for receiving virtual addresses from bus and providing real addresses on the bus
US5860147A (en) Method and apparatus for replacement of entries in a translation look-aside buffer
US6493812B1 (en) Apparatus and method for virtual address aliasing and multiple page size support in a computer system having a prevalidated cache
US5717885A (en) TLB organization with variable page size mapping and victim-caching
US6189074B1 (en) Mechanism for storing system level attributes in a translation lookaside buffer
US3866183A (en) Communications control apparatus for the use with a cache store
JPH07200405A (ja) 情報をキャッシュするための回路および方法
US4737909A (en) Cache memory address apparatus
US5928352A (en) Method and apparatus for implementing a fully-associative translation look-aside buffer having a variable numbers of bits representing a virtual address entry
JPH08227380A (ja) データ処理システム
US4736287A (en) Set association memory system
US5712998A (en) Fast fully associative translation lookaside buffer with the ability to store and manage information pertaining to at least two different page sizes

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

EXPY Cancellation because of completion of term