JPH061459B2 - 二方向制御信号装置 - Google Patents

二方向制御信号装置

Info

Publication number
JPH061459B2
JPH061459B2 JP63305899A JP30589988A JPH061459B2 JP H061459 B2 JPH061459 B2 JP H061459B2 JP 63305899 A JP63305899 A JP 63305899A JP 30589988 A JP30589988 A JP 30589988A JP H061459 B2 JPH061459 B2 JP H061459B2
Authority
JP
Japan
Prior art keywords
synchronizer
output
bus
control signal
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP63305899A
Other languages
English (en)
Japanese (ja)
Other versions
JPH01191249A (ja
Inventor
ジョージ・ジェイ・バーロー
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bull HN Information Systems Inc
Original Assignee
Honeywell Bull Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Honeywell Bull Inc filed Critical Honeywell Bull Inc
Publication of JPH01191249A publication Critical patent/JPH01191249A/ja
Publication of JPH061459B2 publication Critical patent/JPH061459B2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges
    • G06F13/405—Coupling between buses using bus bridges where the bridge performs a synchronising function

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Bus Control (AREA)
  • Information Transfer Systems (AREA)
  • Small-Scale Networks (AREA)
  • Logic Circuits (AREA)
  • Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
  • Bidirectional Digital Transmission (AREA)
JP63305899A 1987-12-07 1988-12-02 二方向制御信号装置 Expired - Lifetime JPH061459B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US129278 1987-12-07
US07/129,278 US4932040A (en) 1987-12-07 1987-12-07 Bidirectional control signalling bus interface apparatus for transmitting signals between two bus systems

Publications (2)

Publication Number Publication Date
JPH01191249A JPH01191249A (ja) 1989-08-01
JPH061459B2 true JPH061459B2 (ja) 1994-01-05

Family

ID=22439259

Family Applications (1)

Application Number Title Priority Date Filing Date
JP63305899A Expired - Lifetime JPH061459B2 (ja) 1987-12-07 1988-12-02 二方向制御信号装置

Country Status (13)

Country Link
US (1) US4932040A (forum.php)
EP (1) EP0319663A3 (forum.php)
JP (1) JPH061459B2 (forum.php)
KR (1) KR920005284B1 (forum.php)
CN (1) CN1017286B (forum.php)
AU (1) AU602797B2 (forum.php)
BR (1) BR8805602A (forum.php)
CA (1) CA1322034C (forum.php)
DK (1) DK681588A (forum.php)
FI (1) FI885582A7 (forum.php)
MX (1) MX164494B (forum.php)
NO (1) NO174529B (forum.php)
YU (1) YU220288A (forum.php)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0330425B1 (en) * 1988-02-23 1995-12-06 Digital Equipment Corporation Symmetric multi-processing control arrangement
US5243702A (en) * 1990-10-05 1993-09-07 Bull Hn Information Systems Inc. Minimum contention processor and system bus system
US5191581A (en) * 1990-12-07 1993-03-02 Digital Equipment Corporation Method and apparatus for providing high performance interconnection between interface circuits coupled to information buses
US5341508A (en) * 1991-10-04 1994-08-23 Bull Hn Information Systems Inc. Processing unit having multiple synchronous bus for sharing access and regulating system bus access to synchronous bus
US5537655A (en) * 1992-09-28 1996-07-16 The Boeing Company Synchronized fault tolerant reset
US5644733A (en) * 1995-05-18 1997-07-01 Unisys Corporation Dual coupled partitionable networks providing arbitration logic for managed access to commonly shared busses
US5884100A (en) * 1996-06-06 1999-03-16 Sun Microsystems, Inc. Low-latency, high-throughput, integrated cache coherent I/O system for a single-chip processor
US6813667B2 (en) * 2001-09-05 2004-11-02 Hewlett-Packard Development Company, L.P. Bus extender and formatter apparatus and methods
CN100520754C (zh) * 2003-03-12 2009-07-29 Nxp股份有限公司 用于传送数据的数据处理设备以及方法
GB2443867A (en) * 2006-03-21 2008-05-21 Zarlink Semiconductor Ltd Timing source with packet size controller providing a distribution of packet sizes
US8281163B2 (en) * 2010-03-16 2012-10-02 Dell Products L.P. System and method for providing power control fault masking

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CH623669A5 (forum.php) * 1973-11-14 1981-06-15 Agie Ag Ind Elektronik
US4272829A (en) * 1977-12-29 1981-06-09 Ncr Corporation Reconfigurable register and logic circuitry device for selective connection to external buses
NL8202060A (nl) * 1982-05-19 1983-12-16 Philips Nv Rekenmachinesysteem met een bus voor data-, adres- en besturingssignalen, welke bevat een linkerbus en een rechterbus.
FR2531550B1 (fr) * 1982-08-06 1987-09-25 Ozil Maurice Dispositif de couplage universel pour la mise en communication d'ensembles de traitement d'informations et d'au moins une unite peripherique
US4570220A (en) * 1983-11-25 1986-02-11 Intel Corporation High speed parallel bus and data transfer method
DE3424866C2 (de) * 1984-07-06 1986-04-30 Messerschmitt-Bölkow-Blohm GmbH, 8012 Ottobrunn Verfahren und Anordnung zur Übertragung von Daten, insbesondere in einem Flugzeug
US4696019A (en) * 1984-09-19 1987-09-22 United Technologies Corporation Multi-channel clock synchronizer
GB8516609D0 (en) * 1985-07-01 1985-08-07 Bicc Plc Data network synchronisation
NL8503476A (nl) * 1985-12-18 1987-07-16 Philips Nv Bussysteem.

Also Published As

Publication number Publication date
CA1322034C (en) 1993-09-07
YU220288A (en) 1991-08-31
US4932040A (en) 1990-06-05
KR890010719A (ko) 1989-08-10
NO884762D0 (no) 1988-10-26
KR920005284B1 (ko) 1992-06-29
FI885582A7 (fi) 1989-06-08
FI885582A0 (fi) 1988-12-01
NO174529C (forum.php) 1994-05-18
CN1036466A (zh) 1989-10-18
MX164494B (es) 1992-08-20
EP0319663A2 (en) 1989-06-14
JPH01191249A (ja) 1989-08-01
BR8805602A (pt) 1989-07-11
CN1017286B (zh) 1992-07-01
NO884762L (no) 1989-06-08
DK681588D0 (da) 1988-12-07
NO174529B (no) 1994-02-07
AU2405488A (en) 1989-06-08
AU602797B2 (en) 1990-10-25
DK681588A (da) 1989-06-08
EP0319663A3 (en) 1991-04-10

Similar Documents

Publication Publication Date Title
US5953314A (en) Control processor switchover for a telecommunications switch
US4363094A (en) Communications processor
US6154799A (en) Repeater-switch for distributed arbitration digital data buses
US4979097A (en) Method and apparatus for interconnecting busses in a multibus computer system
US4015246A (en) Synchronous fault tolerant multi-processor system
US4864496A (en) Bus adapter module for interconnecting busses in a multibus computer system
EP0632913B1 (en) Fiber optic memory coupling system
EP0360817B1 (en) High speed low pin count bus interface
US6253269B1 (en) Bus arbiter system and method for managing communication buses
WO1981000925A1 (en) Peripheral unit controller
EP0228811A2 (en) Method and system for synchronous handshake generation
JPH061459B2 (ja) 二方向制御信号装置
JPS6324346A (ja) 情報伝達方式
EP0312575B1 (en) High performance low pin count bus interface
JPH02183855A (ja) 非同期信号の同期方法
US5377334A (en) Fast asynchronous resource master-slave combination
JPH0572783B2 (forum.php)
US6636921B1 (en) SCSI repeater circuit with SCSI address translation and enable
Chau et al. A design-diversity based fault-tolerant COTS avionics bus network
JPS6015763A (ja) インタ−フエ−ス制御装置
JPS63263555A (ja) 多重プロセッサシステム用のプロセッサモジュール自動判定システム
JPH079465Y2 (ja) Ｌａｎ用インターフェース
JP3893873B2 (ja) 二重化プロセッサ交絡システム
JPS62278644A (ja) ２重化系切替方式
GB1600755A (en) Communications processor