CA1322034C - Bidirectional control signalling bus interface apparatus for transmitting signals between two bus systems - Google Patents
Bidirectional control signalling bus interface apparatus for transmitting signals between two bus systemsInfo
- Publication number
- CA1322034C CA1322034C CA000581434A CA581434A CA1322034C CA 1322034 C CA1322034 C CA 1322034C CA 000581434 A CA000581434 A CA 000581434A CA 581434 A CA581434 A CA 581434A CA 1322034 C CA1322034 C CA 1322034C
- Authority
- CA
- Canada
- Prior art keywords
- synchronizer
- output
- input
- bus
- devices
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4027—Coupling between buses using bus bridges
- G06F13/405—Coupling between buses using bus bridges where the bridge performs a synchronising function
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Bus Control (AREA)
- Information Transfer Systems (AREA)
- Small-Scale Networks (AREA)
- Bidirectional Digital Transmission (AREA)
- Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
- Logic Circuits (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US129,278 | 1987-12-07 | ||
US07/129,278 US4932040A (en) | 1987-12-07 | 1987-12-07 | Bidirectional control signalling bus interface apparatus for transmitting signals between two bus systems |
Publications (1)
Publication Number | Publication Date |
---|---|
CA1322034C true CA1322034C (en) | 1993-09-07 |
Family
ID=22439259
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA000581434A Expired - Fee Related CA1322034C (en) | 1987-12-07 | 1988-10-27 | Bidirectional control signalling bus interface apparatus for transmitting signals between two bus systems |
Country Status (13)
Country | Link |
---|---|
US (1) | US4932040A (forum.php) |
EP (1) | EP0319663A3 (forum.php) |
JP (1) | JPH061459B2 (forum.php) |
KR (1) | KR920005284B1 (forum.php) |
CN (1) | CN1017286B (forum.php) |
AU (1) | AU602797B2 (forum.php) |
BR (1) | BR8805602A (forum.php) |
CA (1) | CA1322034C (forum.php) |
DK (1) | DK681588A (forum.php) |
FI (1) | FI885582A7 (forum.php) |
MX (1) | MX164494B (forum.php) |
NO (1) | NO174529B (forum.php) |
YU (1) | YU220288A (forum.php) |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0330425B1 (en) * | 1988-02-23 | 1995-12-06 | Digital Equipment Corporation | Symmetric multi-processing control arrangement |
US5243702A (en) * | 1990-10-05 | 1993-09-07 | Bull Hn Information Systems Inc. | Minimum contention processor and system bus system |
US5191581A (en) * | 1990-12-07 | 1993-03-02 | Digital Equipment Corporation | Method and apparatus for providing high performance interconnection between interface circuits coupled to information buses |
US5341508A (en) * | 1991-10-04 | 1994-08-23 | Bull Hn Information Systems Inc. | Processing unit having multiple synchronous bus for sharing access and regulating system bus access to synchronous bus |
US5537655A (en) * | 1992-09-28 | 1996-07-16 | The Boeing Company | Synchronized fault tolerant reset |
US5644733A (en) * | 1995-05-18 | 1997-07-01 | Unisys Corporation | Dual coupled partitionable networks providing arbitration logic for managed access to commonly shared busses |
US5884100A (en) | 1996-06-06 | 1999-03-16 | Sun Microsystems, Inc. | Low-latency, high-throughput, integrated cache coherent I/O system for a single-chip processor |
US6813667B2 (en) * | 2001-09-05 | 2004-11-02 | Hewlett-Packard Development Company, L.P. | Bus extender and formatter apparatus and methods |
US7340553B2 (en) * | 2003-03-12 | 2008-03-04 | Nxp B.V. | Data processing device and method for transferring data |
GB2443867A (en) * | 2006-03-21 | 2008-05-21 | Zarlink Semiconductor Ltd | Timing source with packet size controller providing a distribution of packet sizes |
US8281163B2 (en) * | 2010-03-16 | 2012-10-02 | Dell Products L.P. | System and method for providing power control fault masking |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CH623669A5 (forum.php) * | 1973-11-14 | 1981-06-15 | Agie Ag Ind Elektronik | |
US4272829A (en) * | 1977-12-29 | 1981-06-09 | Ncr Corporation | Reconfigurable register and logic circuitry device for selective connection to external buses |
NL8202060A (nl) * | 1982-05-19 | 1983-12-16 | Philips Nv | Rekenmachinesysteem met een bus voor data-, adres- en besturingssignalen, welke bevat een linkerbus en een rechterbus. |
FR2531550B1 (fr) * | 1982-08-06 | 1987-09-25 | Ozil Maurice | Dispositif de couplage universel pour la mise en communication d'ensembles de traitement d'informations et d'au moins une unite peripherique |
US4570220A (en) * | 1983-11-25 | 1986-02-11 | Intel Corporation | High speed parallel bus and data transfer method |
DE3424866C2 (de) * | 1984-07-06 | 1986-04-30 | Messerschmitt-Bölkow-Blohm GmbH, 8012 Ottobrunn | Verfahren und Anordnung zur Übertragung von Daten, insbesondere in einem Flugzeug |
US4696019A (en) * | 1984-09-19 | 1987-09-22 | United Technologies Corporation | Multi-channel clock synchronizer |
GB8516609D0 (en) * | 1985-07-01 | 1985-08-07 | Bicc Plc | Data network synchronisation |
NL8503476A (nl) * | 1985-12-18 | 1987-07-16 | Philips Nv | Bussysteem. |
-
1987
- 1987-12-07 US US07/129,278 patent/US4932040A/en not_active Expired - Fee Related
-
1988
- 1988-10-05 EP EP19880116469 patent/EP0319663A3/en not_active Withdrawn
- 1988-10-18 AU AU24054/88A patent/AU602797B2/en not_active Ceased
- 1988-10-26 NO NO884762A patent/NO174529B/no unknown
- 1988-10-27 CA CA000581434A patent/CA1322034C/en not_active Expired - Fee Related
- 1988-11-01 BR BR8805602A patent/BR8805602A/pt not_active Application Discontinuation
- 1988-11-30 MX MX13991A patent/MX164494B/es unknown
- 1988-12-01 FI FI885582A patent/FI885582A7/fi not_active Application Discontinuation
- 1988-12-02 JP JP63305899A patent/JPH061459B2/ja not_active Expired - Lifetime
- 1988-12-05 YU YU02202/88A patent/YU220288A/xx unknown
- 1988-12-06 CN CN88108358A patent/CN1017286B/zh not_active Expired
- 1988-12-07 KR KR1019880016278A patent/KR920005284B1/ko not_active Expired
- 1988-12-07 DK DK681588A patent/DK681588A/da not_active Application Discontinuation
Also Published As
Publication number | Publication date |
---|---|
JPH061459B2 (ja) | 1994-01-05 |
DK681588A (da) | 1989-06-08 |
KR920005284B1 (ko) | 1992-06-29 |
NO174529C (forum.php) | 1994-05-18 |
JPH01191249A (ja) | 1989-08-01 |
NO884762L (no) | 1989-06-08 |
EP0319663A3 (en) | 1991-04-10 |
BR8805602A (pt) | 1989-07-11 |
CN1017286B (zh) | 1992-07-01 |
AU2405488A (en) | 1989-06-08 |
EP0319663A2 (en) | 1989-06-14 |
AU602797B2 (en) | 1990-10-25 |
YU220288A (en) | 1991-08-31 |
NO174529B (no) | 1994-02-07 |
US4932040A (en) | 1990-06-05 |
FI885582A0 (fi) | 1988-12-01 |
FI885582A7 (fi) | 1989-06-08 |
MX164494B (es) | 1992-08-20 |
KR890010719A (ko) | 1989-08-10 |
NO884762D0 (no) | 1988-10-26 |
CN1036466A (zh) | 1989-10-18 |
DK681588D0 (da) | 1988-12-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5185693A (en) | Method and apparatus for providing backup process control | |
US3988716A (en) | Computer interface system | |
CA1322034C (en) | Bidirectional control signalling bus interface apparatus for transmitting signals between two bus systems | |
US4050097A (en) | Synchronization technique for data transfers over an asynchronous common bus network coupling data processing apparatus | |
US4961140A (en) | Apparatus and method for extending a parallel synchronous data and message bus | |
US4979097A (en) | Method and apparatus for interconnecting busses in a multibus computer system | |
US5758073A (en) | Serial interface between DSP and analog front-end device | |
EP0228811A2 (en) | Method and system for synchronous handshake generation | |
US4835728A (en) | Deterministic clock control apparatus for a data processing system | |
US6253269B1 (en) | Bus arbiter system and method for managing communication buses | |
JPS6128154A (ja) | 割込みインタフエ−ス回路 | |
US4533994A (en) | Priority circuit for a multiplexer terminal | |
US4417303A (en) | Multi-processor data communication bus structure | |
AU611964B2 (en) | Inter and intra priority resolution network for an asynchronous bus system | |
CN105426171B (zh) | 多个二取二系统的同步和切换方法、系统 | |
JP2001016234A (ja) | Canコントローラおよびcanコントローラを内蔵したワンチップ・コンピュータ | |
EP0375794A1 (en) | Method of synchronizing signals which are generated on different chips having on-chip clocking systems with different speed | |
JPS6239580B2 (forum.php) | ||
US4040014A (en) | Modem sharing device | |
US7653764B2 (en) | Fault-tolerant computer and method of controlling data transmission | |
JPH0337221B2 (forum.php) | ||
JPH0572783B2 (forum.php) | ||
US5056110A (en) | Differential bus with specified default value | |
EP0251234B1 (en) | Multiprocessor interrupt level change synchronization apparatus | |
JPS60236340A (ja) | 通信システム |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MKLA | Lapsed |