JPH0584527B2 - - Google Patents
Info
- Publication number
- JPH0584527B2 JPH0584527B2 JP58239148A JP23914883A JPH0584527B2 JP H0584527 B2 JPH0584527 B2 JP H0584527B2 JP 58239148 A JP58239148 A JP 58239148A JP 23914883 A JP23914883 A JP 23914883A JP H0584527 B2 JPH0584527 B2 JP H0584527B2
- Authority
- JP
- Japan
- Prior art keywords
- barrel shifter
- shifting
- bits
- data
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000007792 addition Methods 0.000 description 5
- 238000010586 diagram Methods 0.000 description 4
- 238000013139 quantization Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 2
- 230000002457 bidirectional effect Effects 0.000 description 1
- 238000004364 calculation method Methods 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58239148A JPS60129832A (ja) | 1983-12-19 | 1983-12-19 | 演算装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58239148A JPS60129832A (ja) | 1983-12-19 | 1983-12-19 | 演算装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS60129832A JPS60129832A (ja) | 1985-07-11 |
JPH0584527B2 true JPH0584527B2 (enrdf_load_html_response) | 1993-12-02 |
Family
ID=17040463
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP58239148A Granted JPS60129832A (ja) | 1983-12-19 | 1983-12-19 | 演算装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS60129832A (enrdf_load_html_response) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0814790B2 (ja) * | 1986-09-16 | 1996-02-14 | 株式会社日立製作所 | 演算処理装置 |
JP2872424B2 (ja) * | 1991-02-27 | 1999-03-17 | シャープ株式会社 | デジタル信号混合回路 |
-
1983
- 1983-12-19 JP JP58239148A patent/JPS60129832A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS60129832A (ja) | 1985-07-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5500812A (en) | Multiplication circuit having rounding function | |
US4866656A (en) | High-speed binary and decimal arithmetic logic unit | |
EP0416869B1 (en) | Digital adder/accumulator | |
JP2831729B2 (ja) | プライオリティエンコーダおよび浮動小数点正規化装置 | |
US5038315A (en) | Multiplier circuit | |
JPH05134851A (ja) | 乗算回路出力方式 | |
US4110831A (en) | Method and means for tracking digit significance in arithmetic operations executed on decimal computers | |
JPH0690668B2 (ja) | ファジイ演算装置 | |
JPH0584527B2 (enrdf_load_html_response) | ||
JPH07234778A (ja) | 演算回路 | |
JPH0234054B2 (enrdf_load_html_response) | ||
US5148161A (en) | Digital signal processor for fixed and floating point data | |
JPH0149973B2 (enrdf_load_html_response) | ||
JPS6230451B2 (enrdf_load_html_response) | ||
JPH0519170B2 (enrdf_load_html_response) | ||
JPH0661871A (ja) | パラレル・シリアル・データ変換回路 | |
JP2551111B2 (ja) | 二乗演算回路 | |
JP3074958B2 (ja) | 加算機能付きシリアル乗算器 | |
US5923888A (en) | Multiplier for the multiplication of at least two figures in an original format | |
JP2575969B2 (ja) | 浮動小数点乗除算装置 | |
RU2022340C1 (ru) | Устройство для вычисления модуля вектора | |
JP2931632B2 (ja) | 桁移動装置及び浮動小数点演算装置 | |
US20060155797A1 (en) | Systolic squarer having five classes of cells | |
JPH0427587B2 (enrdf_load_html_response) | ||
JPH0381174B2 (enrdf_load_html_response) |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EXPY | Cancellation because of completion of term |