JPH0583943B2 - - Google Patents
Info
- Publication number
- JPH0583943B2 JPH0583943B2 JP2059859A JP5985990A JPH0583943B2 JP H0583943 B2 JPH0583943 B2 JP H0583943B2 JP 2059859 A JP2059859 A JP 2059859A JP 5985990 A JP5985990 A JP 5985990A JP H0583943 B2 JPH0583943 B2 JP H0583943B2
- Authority
- JP
- Japan
- Prior art keywords
- message
- processor
- network
- output
- messages
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Multi Processors (AREA)
- Information Transfer Systems (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2059859A JPH03262071A (ja) | 1990-03-13 | 1990-03-13 | 並列計算機 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2059859A JPH03262071A (ja) | 1990-03-13 | 1990-03-13 | 並列計算機 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH03262071A JPH03262071A (ja) | 1991-11-21 |
| JPH0583943B2 true JPH0583943B2 (enExample) | 1993-11-30 |
Family
ID=13125328
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2059859A Granted JPH03262071A (ja) | 1990-03-13 | 1990-03-13 | 並列計算機 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH03262071A (enExample) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103119574B (zh) * | 2010-06-22 | 2016-01-20 | 富士通株式会社 | 数据传送控制装置及方法 |
| JP5729445B2 (ja) * | 2013-10-10 | 2015-06-03 | 富士通株式会社 | マルチプロセッサシステム、制御方法、および制御プログラム |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5725030A (en) * | 1980-07-23 | 1982-02-09 | Fujitsu Ltd | Intersubsystem communication system |
-
1990
- 1990-03-13 JP JP2059859A patent/JPH03262071A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPH03262071A (ja) | 1991-11-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5943479A (en) | Method for reducing the rate of interrupts in a high speed I/O controller | |
| JP3553634B2 (ja) | 相互接続インターフェース | |
| US20030065856A1 (en) | Network adapter with multiple event queues | |
| US6785753B2 (en) | Method and apparatus for response modes in pipelined environment | |
| US8051234B2 (en) | Multiprocessor system | |
| US20020178306A1 (en) | Method and system for over-run protection in amessage passing multi-processor computer system using a credit-based protocol | |
| JPH0824320B2 (ja) | 通信制御装置における緩衝域連鎖の方法およびその装置 | |
| JPH01162967A (ja) | 割込み処理方法及び装置 | |
| US6810457B2 (en) | Parallel processing system in which use efficiency of CPU is improved and parallel processing method for the same | |
| US5473755A (en) | System for controlling data stream by changing fall through FIFO last cell state of first component whenever data read out of second component last latch | |
| JP2005505855A (ja) | コンピュータ・システムの入出力ノード | |
| JPH07262151A (ja) | 並列プロセッサシステムおよびそれに適したパケット廃棄方法 | |
| JPH0583943B2 (enExample) | ||
| JP2001325212A (ja) | マルチプロセッサシステムにおけるソースプロセッサから宛先プロセッサにデータブロックを送信する方法と装置 | |
| JP4669174B2 (ja) | チューナブルブロードキャスト/ポイントツーポイントパケットアービトレーション | |
| JP3115801B2 (ja) | 並列計算機システム | |
| CN101278277B (zh) | 运算处理装置 | |
| US6055607A (en) | Interface queue with bypassing capability for main storage unit | |
| JPH09269936A (ja) | リモートリード処理方法およびその装置 | |
| US7111301B1 (en) | Request and completion queue load balancing | |
| JPH1166024A (ja) | クロスバスイッチ切換システム | |
| JPH04326454A (ja) | クロスバネットワーク | |
| US7177997B2 (en) | Communication bus system | |
| US20050289280A1 (en) | Switching fabric bridge | |
| JP4411138B2 (ja) | データフロー制御方式、その回路、およびその方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EXPY | Cancellation because of completion of term |