JPH0582986B2 - - Google Patents

Info

Publication number
JPH0582986B2
JPH0582986B2 JP60201972A JP20197285A JPH0582986B2 JP H0582986 B2 JPH0582986 B2 JP H0582986B2 JP 60201972 A JP60201972 A JP 60201972A JP 20197285 A JP20197285 A JP 20197285A JP H0582986 B2 JPH0582986 B2 JP H0582986B2
Authority
JP
Japan
Prior art keywords
base layer
type
logic circuit
transistor logic
monolithic transistor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP60201972A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61113270A (ja
Inventor
Kei Kapuuru Ashoku
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fairchild Semiconductor Corp
Original Assignee
Fairchild Camera and Instrument Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fairchild Camera and Instrument Corp filed Critical Fairchild Camera and Instrument Corp
Publication of JPS61113270A publication Critical patent/JPS61113270A/ja
Publication of JPH0582986B2 publication Critical patent/JPH0582986B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/082—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using bipolar transistors
    • H03K19/084—Diode-transistor logic
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/60—Electrodes characterised by their materials
    • H10D64/64—Electrodes comprising a Schottky barrier to a semiconductor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0112—Integrating together multiple components covered by H10D8/00, H10D10/00 or H10D18/00, e.g. integrating multiple BJTs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/02—Manufacture or treatment characterised by using material-based technologies
    • H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/60—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D10/00 or H10D18/00, e.g. integration of BJTs
    • H10D84/611—Combinations of BJTs and one or more of diodes, resistors or capacitors
    • H10D84/613—Combinations of vertical BJTs and one or more of diodes, resistors or capacitors
    • H10D84/617—Combinations of vertical BJTs and only diodes

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Bipolar Integrated Circuits (AREA)
  • Bipolar Transistors (AREA)
JP60201972A 1984-09-14 1985-09-13 モノリシックトランジスタ論理回路 Granted JPS61113270A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US06/650,660 US4947230A (en) 1984-09-14 1984-09-14 Base-coupled transistor logic
US650660 1984-09-14

Publications (2)

Publication Number Publication Date
JPS61113270A JPS61113270A (ja) 1986-05-31
JPH0582986B2 true JPH0582986B2 (en, 2012) 1993-11-24

Family

ID=24609774

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60201972A Granted JPS61113270A (ja) 1984-09-14 1985-09-13 モノリシックトランジスタ論理回路

Country Status (5)

Country Link
US (1) US4947230A (en, 2012)
EP (1) EP0178968B1 (en, 2012)
JP (1) JPS61113270A (en, 2012)
CA (1) CA1236928A (en, 2012)
DE (1) DE3582004D1 (en, 2012)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5166094A (en) * 1984-09-14 1992-11-24 Fairchild Camera & Instrument Corp. Method of fabricating a base-coupled transistor logic
US5150187A (en) * 1991-03-05 1992-09-22 Vlsi Technology, Inc. Input protection circuit for cmos devices
US6140694A (en) * 1998-12-30 2000-10-31 Philips Electronics North America Corporation Field isolated integrated injection logic gate
DE10057163A1 (de) * 2000-11-16 2002-05-23 Gruetzediek Ursula Verfahren zur Herstellung von Halbleiterbauelementen mit Schottky-Übergängen
US20060157748A1 (en) * 2005-01-20 2006-07-20 Nui Chong Metal junction diode and process
US8957511B2 (en) 2005-08-22 2015-02-17 Madhukar B. Vora Apparatus and methods for high-density chip connectivity
US7745301B2 (en) 2005-08-22 2010-06-29 Terapede, Llc Methods and apparatus for high-density chip connectivity
US10411086B2 (en) 2014-04-07 2019-09-10 Semiconductor Components Industries, Llc High voltage capacitor and method

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1558281A (en) * 1975-07-31 1979-12-19 Tokyo Shibaura Electric Co Semiconductor device and logic circuit constituted by the semiconductor device
GB1580977A (en) * 1976-05-31 1980-12-10 Siemens Ag Schottkytransisitor-logic arrangements
DE2624339C2 (de) * 1976-05-31 1986-09-11 Siemens AG, 1000 Berlin und 8000 München Schottky-Transistorlogik
US4159915A (en) * 1977-10-25 1979-07-03 International Business Machines Corporation Method for fabrication vertical NPN and PNP structures utilizing ion-implantation
US4214315A (en) * 1979-03-16 1980-07-22 International Business Machines Corporation Method for fabricating vertical NPN and PNP structures and the resulting product
GB2056767A (en) * 1979-08-16 1981-03-18 Texas Instruments Inc A process and structure for Schottky transistor logic circuit
US4394673A (en) * 1980-09-29 1983-07-19 International Business Machines Corporation Rare earth silicide Schottky barriers
JPS5910260A (ja) * 1983-06-24 1984-01-19 Hitachi Ltd 集積注入論理回路

Also Published As

Publication number Publication date
EP0178968A3 (en) 1988-09-14
EP0178968B1 (en) 1991-03-06
JPS61113270A (ja) 1986-05-31
US4947230A (en) 1990-08-07
EP0178968A2 (en) 1986-04-23
CA1236928A (en) 1988-05-17
DE3582004D1 (de) 1991-04-11

Similar Documents

Publication Publication Date Title
US4038680A (en) Semiconductor integrated circuit device
US4484388A (en) Method for manufacturing semiconductor Bi-CMOS device
US3962717A (en) Oxide isolated integrated injection logic with selective guard ring
JP3431467B2 (ja) 高耐圧半導体装置
US3955269A (en) Fabricating high performance integrated bipolar and complementary field effect transistors
US5416354A (en) Inverted epitaxial process semiconductor devices
US4843448A (en) Thin-film integrated injection logic
US3993513A (en) Combined method for fabricating oxide-isolated vertical bipolar transistors and complementary oxide-isolated lateral bipolar transistors and the resulting structures
JPH06151723A (ja) モノリシック半導体素子のバイポーラトランジスタ構造、及び前記モノリシック半導体素子の製造方法
KR910006672B1 (ko) 반도체 집적회로 장치 및 그의 제조 방법
JP2635044B2 (ja) 半導体デバイス
KR920001655A (ko) 바이폴라 트랜지스터용 자기정렬된 콜렉터 구조 및 이를 주입하는 방법
US5641691A (en) Method for fabricating complementary vertical bipolar junction transistors in silicon-on-sapphire
US4724221A (en) High-speed, low-power-dissipation integrated circuits
US5070382A (en) Semiconductor structure for high power integrated circuits
JPH0582986B2 (en, 2012)
US5166094A (en) Method of fabricating a base-coupled transistor logic
US4101349A (en) Integrated injection logic structure fabricated by outdiffusion and epitaxial deposition
JPH065706B2 (ja) ＢｉＣＭＯＳ素子の製造方法
EP0221742B1 (en) Integrated circuit fabrication process for forming a bipolar transistor having extrinsic base regions
US4599635A (en) Semiconductor integrated circuit device and method of producing same
US5506156A (en) Method of fabricating bipolar transistor having high speed and MOS transistor having small size
JPH0425711B2 (en, 2012)
KR0164521B1 (ko) 바이폴라 트랜지스터의 제조방법
JP3135615B2 (ja) 半導体装置及びその製造方法

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees