JPH0577107B2 - - Google Patents

Info

Publication number
JPH0577107B2
JPH0577107B2 JP61239618A JP23961886A JPH0577107B2 JP H0577107 B2 JPH0577107 B2 JP H0577107B2 JP 61239618 A JP61239618 A JP 61239618A JP 23961886 A JP23961886 A JP 23961886A JP H0577107 B2 JPH0577107 B2 JP H0577107B2
Authority
JP
Japan
Prior art keywords
matrix
circuit
coordinate
multipliers
bit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP61239618A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6394379A (ja
Inventor
Shunji Oota
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Instruments Inc
Original Assignee
Seiko Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Instruments Inc filed Critical Seiko Instruments Inc
Priority to JP61239618A priority Critical patent/JPS6394379A/ja
Publication of JPS6394379A publication Critical patent/JPS6394379A/ja
Publication of JPH0577107B2 publication Critical patent/JPH0577107B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Complex Calculations (AREA)
  • Image Processing (AREA)
  • Image Generation (AREA)
JP61239618A 1986-10-08 1986-10-08 グラフイツクデイスプレイ用マトリツクス乗算回路 Granted JPS6394379A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP61239618A JPS6394379A (ja) 1986-10-08 1986-10-08 グラフイツクデイスプレイ用マトリツクス乗算回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61239618A JPS6394379A (ja) 1986-10-08 1986-10-08 グラフイツクデイスプレイ用マトリツクス乗算回路

Publications (2)

Publication Number Publication Date
JPS6394379A JPS6394379A (ja) 1988-04-25
JPH0577107B2 true JPH0577107B2 (enExample) 1993-10-26

Family

ID=17047406

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61239618A Granted JPS6394379A (ja) 1986-10-08 1986-10-08 グラフイツクデイスプレイ用マトリツクス乗算回路

Country Status (1)

Country Link
JP (1) JPS6394379A (enExample)

Also Published As

Publication number Publication date
JPS6394379A (ja) 1988-04-25

Similar Documents

Publication Publication Date Title
US4719588A (en) Matrix multiplication circuit for graphic display
US4525796A (en) Pipelined operation unit for vector data
JP3526976B2 (ja) プロセッサおよびデータ処理装置
US4783649A (en) VLSI graphics display image buffer using logic enhanced pixel memory cells
US6598061B1 (en) System and method for performing modular multiplication
JPH08329261A (ja) パラメータ曲線発生器
JPH0577107B2 (enExample)
JPH0650512B2 (ja) デ−タ処理装置
JP2737933B2 (ja) 除算装置
JPH0252302B2 (enExample)
JPS60124786A (ja) ベクトル発生方式
JP2904994B2 (ja) 座標間接続表示方法
JP2889244B2 (ja) 画像処理装置
JPH03116327A (ja) 乗算方式
JPS6162174A (ja) 情報婦理装置
JPH04364525A (ja) 並列演算装置
JPH06342450A (ja) 行列乗算装置
JPS62229362A (ja) 文字処理装置
JPS63170788A (ja) 画像処理装置
CN119887493A (zh) 硬件加速电路及终端设备
JP4203480B2 (ja) 画像処理プロセッサ
JPS60201472A (ja) マトリクス積計算装置
JPH0547867B2 (enExample)
JPS6211381B2 (enExample)
JPS59214956A (ja) デイジタル制御装置のプログラム・テスト方法