JPH0571978B2 - - Google Patents

Info

Publication number
JPH0571978B2
JPH0571978B2 JP59272547A JP27254784A JPH0571978B2 JP H0571978 B2 JPH0571978 B2 JP H0571978B2 JP 59272547 A JP59272547 A JP 59272547A JP 27254784 A JP27254784 A JP 27254784A JP H0571978 B2 JPH0571978 B2 JP H0571978B2
Authority
JP
Japan
Prior art keywords
microcomputer
data
sent
sequentially
clock
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59272547A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61148557A (ja
Inventor
Mitsuru Sato
Yosuke Ootsu
Takashi Masuda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Priority to JP59272547A priority Critical patent/JPS61148557A/ja
Publication of JPS61148557A publication Critical patent/JPS61148557A/ja
Publication of JPH0571978B2 publication Critical patent/JPH0571978B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4208—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus
    • G06F13/4217—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus with synchronous protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
  • Communication Control (AREA)
JP59272547A 1984-12-24 1984-12-24 デ−タ伝送方式 Granted JPS61148557A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59272547A JPS61148557A (ja) 1984-12-24 1984-12-24 デ−タ伝送方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59272547A JPS61148557A (ja) 1984-12-24 1984-12-24 デ−タ伝送方式

Publications (2)

Publication Number Publication Date
JPS61148557A JPS61148557A (ja) 1986-07-07
JPH0571978B2 true JPH0571978B2 (cg-RX-API-DMAC7.html) 1993-10-08

Family

ID=17515419

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59272547A Granted JPS61148557A (ja) 1984-12-24 1984-12-24 デ−タ伝送方式

Country Status (1)

Country Link
JP (1) JPS61148557A (cg-RX-API-DMAC7.html)

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS53149706A (en) * 1977-06-02 1978-12-27 Nec Corp Serial data transfer system on timing clock control system
JPS5954355A (ja) * 1982-09-22 1984-03-29 Sanyo Electric Co Ltd デ−タ転送方式

Also Published As

Publication number Publication date
JPS61148557A (ja) 1986-07-07

Similar Documents

Publication Publication Date Title
US4390969A (en) Asynchronous data transmission system with state variable memory and handshaking protocol circuits
US4831516A (en) Data transmission system between a main CPU board having a wait signal generating latch and a plurality of CPU boards
JPH0571978B2 (cg-RX-API-DMAC7.html)
EP0315111A3 (en) Data processing device
SU1372330A1 (ru) Устройство дл св зи микропроцессора с внешними устройствами
JPS6267664A (ja) データ転送方法
JP2671426B2 (ja) シリアルデータ転送方法
JP2755410B2 (ja) 複数電文の送受信方法及び送受信装置
RU1815638C (ru) Устройство дл контрол микропроцессорной системы
JPS62243052A (ja) マルチ計算機システムにおけるバス切替装置
JPS59148195A (ja) 記憶装置のリフレツシユ方式
JP3497179B2 (ja) データ処理システムのバス管理方式
JPS6184136A (ja) スリツプ制御回路
SU1325490A2 (ru) Имитатор абонентов
SU1684799A1 (ru) Устройство дл передачи и приема информации
JPH0126106B2 (cg-RX-API-DMAC7.html)
JPS61245740A (ja) 時分割多重伝送方式
JPS6028026B2 (ja) 集中処理装置相互交信方式
JPS6115437A (ja) シリアルデ−タ受信系のスタ−トビツト検出回路
JPH0270150A (ja) 動作状態検出装置
JPH0367399B2 (cg-RX-API-DMAC7.html)
JPH01191281A (ja) Ｉｃカードリードライト装置
JPS6252641A (ja) プログラムトレ−ス装置
JPH02122320A (ja) 信号保持回路
JPH0548022B2 (cg-RX-API-DMAC7.html)

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term