JPH056913B2 - - Google Patents
Info
- Publication number
- JPH056913B2 JPH056913B2 JP61050390A JP5039086A JPH056913B2 JP H056913 B2 JPH056913 B2 JP H056913B2 JP 61050390 A JP61050390 A JP 61050390A JP 5039086 A JP5039086 A JP 5039086A JP H056913 B2 JPH056913 B2 JP H056913B2
- Authority
- JP
- Japan
- Prior art keywords
- data path
- template
- logic
- specifications
- algorithm
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000006870 function Effects 0.000 claims description 6
- 230000003993 interaction Effects 0.000 claims 1
- 238000013461 design Methods 0.000 description 25
- 238000000034 method Methods 0.000 description 20
- 238000010586 diagram Methods 0.000 description 18
- 238000012546 transfer Methods 0.000 description 18
- 230000003542 behavioural effect Effects 0.000 description 10
- 230000007704 transition Effects 0.000 description 10
- 230000001360 synchronised effect Effects 0.000 description 7
- 239000000284 extract Substances 0.000 description 3
- 230000002093 peripheral effect Effects 0.000 description 3
- 238000012545 processing Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 238000004364 calculation method Methods 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000002452 interceptive effect Effects 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 102220047090 rs6152 Human genes 0.000 description 1
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61050390A JPS62208171A (ja) | 1986-03-10 | 1986-03-10 | 論理装置の自動設計装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61050390A JPS62208171A (ja) | 1986-03-10 | 1986-03-10 | 論理装置の自動設計装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS62208171A JPS62208171A (ja) | 1987-09-12 |
| JPH056913B2 true JPH056913B2 (enrdf_load_stackoverflow) | 1993-01-27 |
Family
ID=12857542
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP61050390A Granted JPS62208171A (ja) | 1986-03-10 | 1986-03-10 | 論理装置の自動設計装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS62208171A (enrdf_load_stackoverflow) |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0315984A (ja) * | 1987-09-25 | 1991-01-24 | Matsushita Electric Ind Co Ltd | 機能記述変換方法と論理設計システム |
| US5584019A (en) * | 1988-08-12 | 1996-12-10 | Canon Kabushiki Kaisha | Apparatus and method for predicting the operation of a system in which a plurality of individual processing elements are operated in parallel |
| JPH083729B2 (ja) * | 1988-08-12 | 1996-01-17 | キヤノン株式会社 | 動作予測装置 |
| JPH083731B2 (ja) * | 1988-10-18 | 1996-01-17 | 株式会社日立製作所 | プログラマブルコントローラ |
| WO1996041274A1 (en) * | 1995-06-07 | 1996-12-19 | Advanced Micro Devices, Inc. | Dynamically reconfigurable data bus |
| JP2869379B2 (ja) * | 1996-03-15 | 1999-03-10 | 三菱電機株式会社 | プロセッサ合成システム及びプロセッサ合成方法 |
| US6714828B2 (en) | 2001-09-17 | 2004-03-30 | Formfactor, Inc. | Method and system for designing a probe card |
| US20230008324A1 (en) * | 2021-07-09 | 2023-01-12 | Northrop Grumman Systems Corporation | Systems and methods for object design |
-
1986
- 1986-03-10 JP JP61050390A patent/JPS62208171A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS62208171A (ja) | 1987-09-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4656592A (en) | Very large scale integrated circuit subdivided into isochronous regions, method for the machine-aided design of such a circuit, and method for the machine-aided testing of such a circuit | |
| KR100521289B1 (ko) | 트랜지스터 회로의 타이밍 특성 추출 방법, 타이밍 특성라이브러리를 기억한 기억 매체, ｌｓｉ의 설계 방법, 및게이트 추출 방법 | |
| JPH05189518A (ja) | 論理ネットワークを最適化する方法および装置 | |
| JPH06506309A (ja) | 回路シミュレーションインターフェース方法 | |
| US5706473A (en) | Computer model of a finite state machine having inputs, outputs, delayed inputs and delayed outputs | |
| JPH056913B2 (enrdf_load_stackoverflow) | ||
| JPH03116281A (ja) | 論理合成装置 | |
| JPH0793274A (ja) | データ転送方式及びデータ転送装置 | |
| US5855010A (en) | Data processing apparatus | |
| US5245549A (en) | Gate addressing system for logic simulation machine | |
| KR100412964B1 (ko) | 논리 시뮬레이션 모델의 작성방법, 장치 및 기록매체 | |
| JP2019016168A (ja) | シミュレーションプログラム、方法、及び装置 | |
| JP3255139B2 (ja) | 高位合成システム、方法及び記録媒体 | |
| US5748909A (en) | Interface board and instruction processing device without a local CPU | |
| Yakovlev et al. | Petri nets and asynchronous bus controller design | |
| JP2714015B2 (ja) | 論理回路合成装置 | |
| US6948139B2 (en) | Method for combining states | |
| JP3491618B2 (ja) | 集積回路のネットリスト生成方式及びプログラム | |
| JP2954019B2 (ja) | 論理シミュレーション方式 | |
| JPH0443310B2 (enrdf_load_stackoverflow) | ||
| Pendleton et al. | An integrated CAD environment for system design | |
| JPH04311268A (ja) | 論理回路データ格納システム | |
| JP3215210B2 (ja) | ハードウェア設計支援システム | |
| Weber | A tool for computer design | |
| JP2006268606A (ja) | シミュレーション装置 |