JPH056903B2 - - Google Patents
Info
- Publication number
- JPH056903B2 JPH056903B2 JP60243812A JP24381285A JPH056903B2 JP H056903 B2 JPH056903 B2 JP H056903B2 JP 60243812 A JP60243812 A JP 60243812A JP 24381285 A JP24381285 A JP 24381285A JP H056903 B2 JPH056903 B2 JP H056903B2
- Authority
- JP
- Japan
- Prior art keywords
- bus
- devices
- signal
- signals
- request
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
- G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
- G06F13/364—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Bus Control (AREA)
- Multi Processors (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US66653184A | 1984-10-30 | 1984-10-30 | |
US666531 | 1984-10-30 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS61109165A JPS61109165A (ja) | 1986-05-27 |
JPH056903B2 true JPH056903B2 (enrdf_load_stackoverflow) | 1993-01-27 |
Family
ID=24674456
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP24381285A Granted JPS61109165A (ja) | 1984-10-30 | 1985-10-30 | バス・アービター |
Country Status (4)
Country | Link |
---|---|
JP (1) | JPS61109165A (enrdf_load_stackoverflow) |
CA (1) | CA1248239A (enrdf_load_stackoverflow) |
DE (1) | DE3538608A1 (enrdf_load_stackoverflow) |
GB (1) | GB2166930B (enrdf_load_stackoverflow) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5265257A (en) * | 1990-06-22 | 1993-11-23 | Digital Equipment Corporation | Fast arbiter having easy scaling for large numbers of requesters, large numbers of resource types with multiple instances of each type, and selectable queuing disciplines |
DE4131227A1 (de) * | 1990-09-21 | 1992-04-02 | Sundstrand Data Control | Verfahren und einrichtung zur buszuteilung |
EP0496922B1 (de) * | 1991-01-31 | 1996-04-03 | Siemens Nixdorf Informationssysteme Aktiengesellschaft | Verfahren und Schaltungsanordnung zur Steuerung der Daten- übertragung zwischen einem von mehreren Ein-/Ausgabemodulen und einer anderen Einheit einer Datenverarbeitungsanlage |
US5392422A (en) * | 1992-06-26 | 1995-02-21 | Sun Microsystems, Inc. | Source synchronized metastable free bus |
US7130943B2 (en) * | 2004-09-30 | 2006-10-31 | Freescale Semiconductor, Inc. | Data processing system with bus access retraction |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
ZA716503B (en) * | 1970-10-02 | 1972-07-26 | Gen Electric Co Ltd | Improvements in or relating to selecting circuits |
US3921145A (en) * | 1973-10-12 | 1975-11-18 | Burroughs Corp | Multirequest grouping computer interface |
US4130864A (en) * | 1976-10-29 | 1978-12-19 | Westinghouse Electric Corp. | Priority selection circuit for multiported central functional unit with automatic priority reduction on excessive port request |
JPS56110130A (en) * | 1980-02-06 | 1981-09-01 | Nec Corp | Priority concurrent circuit |
US4384323A (en) * | 1980-02-25 | 1983-05-17 | Bell Telephone Laboratories, Incorporated | Store group bus allocation system |
-
1985
- 1985-10-09 CA CA000492572A patent/CA1248239A/en not_active Expired
- 1985-10-29 GB GB08526588A patent/GB2166930B/en not_active Expired
- 1985-10-30 JP JP24381285A patent/JPS61109165A/ja active Granted
- 1985-10-30 DE DE19853538608 patent/DE3538608A1/de not_active Withdrawn
Also Published As
Publication number | Publication date |
---|---|
JPS61109165A (ja) | 1986-05-27 |
DE3538608A1 (de) | 1986-04-30 |
CA1248239A (en) | 1989-01-03 |
GB8526588D0 (en) | 1985-12-04 |
GB2166930B (en) | 1988-09-07 |
GB2166930A (en) | 1986-05-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4964034A (en) | Synchronized processing system with bus arbiter which samples and stores bus request signals and synchronizes bus grant signals according to clock signals | |
US4622633A (en) | Object building method for self configuring computer network | |
US4698753A (en) | Multiprocessor interface device | |
EP0685799B1 (en) | Multi-device connector | |
US4587609A (en) | Lockout operation among asynchronous accessers of a shared computer system resource | |
US5053942A (en) | Bit-sliced cross-connect chip having a tree topology of arbitration cells for connecting memory modules to processors in a multiprocessor system | |
JPH0210979B2 (enrdf_load_stackoverflow) | ||
EP0122773A2 (en) | Arbitrator circuit and technique for use in a digital computing system having multiple bus controllers | |
JPH07107916B2 (ja) | 超大規模集積回路 | |
US5142682A (en) | Two-level priority arbiter generating a request to the second level before first-level arbitration is completed | |
US6292764B1 (en) | Tunable architecture for device adapter | |
US4612542A (en) | Apparatus for arbitrating between a plurality of requestor elements | |
US5148112A (en) | Efficient arbiter | |
JPH056903B2 (enrdf_load_stackoverflow) | ||
US4563736A (en) | Memory architecture for facilitating optimum replaceable unit (ORU) detection and diagnosis | |
US5551050A (en) | System and method using synchronized processors to perform real time internal monitoring of a data processing device | |
JPS62208171A (ja) | 論理装置の自動設計装置 | |
US4180855A (en) | Direct memory access expander unit for use with a microprocessor | |
Bayliss et al. | The interface processor for the Intel VLSI 432 32-bit computer | |
KR0177197B1 (ko) | 시스템 상호접속을 위한 주사 프로그램가능한 검사 행렬 | |
JPS602710B2 (ja) | 複合計算機システム | |
US7433989B2 (en) | Arbitration method of a bus bridge | |
US5748909A (en) | Interface board and instruction processing device without a local CPU | |
JP3483312B2 (ja) | バス調停装置 | |
EP0284094B1 (en) | Tandem priority resolver |