JPS62208171A - 論理装置の自動設計装置 - Google Patents

論理装置の自動設計装置

Info

Publication number
JPS62208171A
JPS62208171A JP61050390A JP5039086A JPS62208171A JP S62208171 A JPS62208171 A JP S62208171A JP 61050390 A JP61050390 A JP 61050390A JP 5039086 A JP5039086 A JP 5039086A JP S62208171 A JPS62208171 A JP S62208171A
Authority
JP
Japan
Prior art keywords
data path
logic
template
designer
specifications
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP61050390A
Other languages
English (en)
Japanese (ja)
Other versions
JPH056913B2 (enrdf_load_stackoverflow
Inventor
Keisuke Totsugi
圭介 戸次
Takayoshi Yokota
孝義 横田
Kanman Hamada
浜田　亘曼
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP61050390A priority Critical patent/JPS62208171A/ja
Publication of JPS62208171A publication Critical patent/JPS62208171A/ja
Publication of JPH056913B2 publication Critical patent/JPH056913B2/ja
Granted legal-status Critical Current

Links

JP61050390A 1986-03-10 1986-03-10 論理装置の自動設計装置 Granted JPS62208171A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP61050390A JPS62208171A (ja) 1986-03-10 1986-03-10 論理装置の自動設計装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61050390A JPS62208171A (ja) 1986-03-10 1986-03-10 論理装置の自動設計装置

Publications (2)

Publication Number Publication Date
JPS62208171A true JPS62208171A (ja) 1987-09-12
JPH056913B2 JPH056913B2 (enrdf_load_stackoverflow) 1993-01-27

Family

ID=12857542

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61050390A Granted JPS62208171A (ja) 1986-03-10 1986-03-10 論理装置の自動設計装置

Country Status (1)

Country Link
JP (1) JPS62208171A (enrdf_load_stackoverflow)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0250204A (ja) * 1988-08-12 1990-02-20 Canon Inc 動作予測装置
JPH02109102A (ja) * 1988-10-18 1990-04-20 Hitachi Ltd プログラマブルコントローラ
JPH0315984A (ja) * 1987-09-25 1991-01-24 Matsushita Electric Ind Co Ltd 機能記述変換方法と論理設計システム
US5584019A (en) * 1988-08-12 1996-12-10 Canon Kabushiki Kaisha Apparatus and method for predicting the operation of a system in which a plurality of individual processing elements are operated in parallel
WO1996041274A1 (en) * 1995-06-07 1996-12-19 Advanced Micro Devices, Inc. Dynamically reconfigurable data bus
US5896521A (en) * 1996-03-15 1999-04-20 Mitsubishi Denki Kabushiki Kaisha Processor synthesis system and processor synthesis method
US7930219B2 (en) 2001-09-17 2011-04-19 Formfactor, Inc. Method and system for designing a probe card
JP2024527296A (ja) * 2021-07-09 2024-07-24 ノースロップ グラマン システムズ コーポレーション オブジェクト設計のためのシステムおよび方法

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0315984A (ja) * 1987-09-25 1991-01-24 Matsushita Electric Ind Co Ltd 機能記述変換方法と論理設計システム
JPH0250204A (ja) * 1988-08-12 1990-02-20 Canon Inc 動作予測装置
US5584019A (en) * 1988-08-12 1996-12-10 Canon Kabushiki Kaisha Apparatus and method for predicting the operation of a system in which a plurality of individual processing elements are operated in parallel
JPH02109102A (ja) * 1988-10-18 1990-04-20 Hitachi Ltd プログラマブルコントローラ
WO1996041274A1 (en) * 1995-06-07 1996-12-19 Advanced Micro Devices, Inc. Dynamically reconfigurable data bus
US5901332A (en) * 1995-06-07 1999-05-04 Advanced Micro Devices Inc. System for dynamically reconfiguring subbusses of data bus according to system needs based on monitoring each of the information channels that make up data bus
US5896521A (en) * 1996-03-15 1999-04-20 Mitsubishi Denki Kabushiki Kaisha Processor synthesis system and processor synthesis method
US7930219B2 (en) 2001-09-17 2011-04-19 Formfactor, Inc. Method and system for designing a probe card
JP2024527296A (ja) * 2021-07-09 2024-07-24 ノースロップ グラマン システムズ コーポレーション オブジェクト設計のためのシステムおよび方法

Also Published As

Publication number Publication date
JPH056913B2 (enrdf_load_stackoverflow) 1993-01-27

Similar Documents

Publication Publication Date Title
US4656592A (en) Very large scale integrated circuit subdivided into isochronous regions, method for the machine-aided design of such a circuit, and method for the machine-aided testing of such a circuit
KR100521289B1 (ko) 트랜지스터 회로의 타이밍 특성 추출 방법, 타이밍 특성라이브러리를 기억한 기억 매체, ｌｓｉ의 설계 방법, 및게이트 추출 방법
JPH05189518A (ja) 論理ネットワークを最適化する方法および装置
US6108494A (en) Optimizing runtime communication processing between simulators
JPS62208171A (ja) 論理装置の自動設計装置
CN111176926A (zh) 一种基于双口sram的ip核仿真系统及仿真方法
AU654479B2 (en) Method and apparatus for organizing and analyzing timing information
JPH05197673A (ja) 論理回路
US8239796B2 (en) Method and system for synthesizing relative timing constraints on an integrated circuit design to facilitate timing verification
US7031898B2 (en) Mechanism for recognizing and abstracting memory structures
US7395197B2 (en) Verification method and system for logic circuit
Zheng Specification and compilation of timed systems
Balraj et al. Miss Manners: A specialized silicon compiler for synchronizers
US5855010A (en) Data processing apparatus
JP2005510787A (ja) 応答器による多様環境テスト
JP2835567B2 (ja) 対象の動作を時系列的に検証するシミュレータのためのバックトラッキング方式及びバックトラッキング方法
KR100412964B1 (ko) 논리 시뮬레이션 모델의 작성방법, 장치 및 기록매체
JPH056903B2 (enrdf_load_stackoverflow)
JP3255139B2 (ja) 高位合成システム、方法及び記録媒体
US6948139B2 (en) Method for combining states
Yakovlev et al. Petri nets and asynchronous bus controller design
US5748909A (en) Interface board and instruction processing device without a local CPU
KR960015592B1 (ko) 버스 정보처리기의 응답장치 및 그 방법(The Responder and the method thereof in the Bus Information Processing Unit)
Pendleton et al. An integrated CAD environment for system design
SU943729A1 (ru) Микропрограммное устройство дл анализа программ