JPH056704B2 - - Google Patents
Info
- Publication number
- JPH056704B2 JPH056704B2 JP59077544A JP7754484A JPH056704B2 JP H056704 B2 JPH056704 B2 JP H056704B2 JP 59077544 A JP59077544 A JP 59077544A JP 7754484 A JP7754484 A JP 7754484A JP H056704 B2 JPH056704 B2 JP H056704B2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- circuit
- control
- switching
- backup
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B9/00—Safety arrangements
- G05B9/02—Safety arrangements electric
- G05B9/03—Safety arrangements electric with multiple-channel loop, i.e. redundant control systems
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- General Engineering & Computer Science (AREA)
- Automation & Control Theory (AREA)
- Hardware Redundancy (AREA)
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59077544A JPS60221836A (ja) | 1984-04-19 | 1984-04-19 | 制御回路のフエイルセ−フ装置 |
| DE3514079A DE3514079C2 (de) | 1984-04-19 | 1985-04-18 | Ausfallsicherungsschaltung |
| US06/724,596 US4739469A (en) | 1984-04-19 | 1985-04-18 | Fail-safe circuit for a control system |
| GB08509918A GB2158613B (en) | 1984-04-19 | 1985-04-18 | Fail-safe circuit for a control system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59077544A JPS60221836A (ja) | 1984-04-19 | 1984-04-19 | 制御回路のフエイルセ−フ装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60221836A JPS60221836A (ja) | 1985-11-06 |
| JPH056704B2 true JPH056704B2 (enrdf_load_stackoverflow) | 1993-01-27 |
Family
ID=13636941
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59077544A Granted JPS60221836A (ja) | 1984-04-19 | 1984-04-19 | 制御回路のフエイルセ−フ装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60221836A (enrdf_load_stackoverflow) |
-
1984
- 1984-04-19 JP JP59077544A patent/JPS60221836A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS60221836A (ja) | 1985-11-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5491787A (en) | Fault tolerant digital computer system having two processors which periodically alternate as master and slave | |
| US5638510A (en) | Multiplexed system with watch dog timers | |
| KR100296984B1 (ko) | 전자제어장치용감시시스템 | |
| JPH056704B2 (enrdf_load_stackoverflow) | ||
| JP3724034B2 (ja) | 生産設備用制御回路 | |
| JPS60221835A (ja) | 制御回路のフエイルセ−フ装置 | |
| JPS60221834A (ja) | 制御回路のフエイルセ−フ装置 | |
| JP2834306B2 (ja) | 切り替え制御回路 | |
| JPH0750467B2 (ja) | ワンチップマイクロコンピュータ | |
| JPS6235917A (ja) | 車両用電子制御装置 | |
| JP3052595B2 (ja) | 計算機冗長制御方式 | |
| JPH1069403A (ja) | マイクロプロセッサの初期化と監視のための方法及び回路 | |
| JPH01256480A (ja) | エレベータの制御装置 | |
| JP2860817B2 (ja) | Pwm制御装置 | |
| JPH02281343A (ja) | Cpu動作の監視方式 | |
| JP2569892B2 (ja) | 切替制御監視回路 | |
| JPH0675826A (ja) | 並列にリダンダンスとして働く2台のコンピュータのための監視方法 | |
| JP3154538B2 (ja) | データ入出力装置 | |
| KR0125945B1 (ko) | 중앙처리장치의 동작 상태 감시장치 및 그 방법 | |
| JPH07129278A (ja) | マルチプロセッサシステムのリセット制御回路 | |
| JP2000010825A (ja) | マイコン故障監視システム | |
| JPH06202889A (ja) | 多重入出力回路系の故障検出装置 | |
| JPH07253802A (ja) | 制御装置の二重化システム | |
| JPH0683489A (ja) | リセット制御方式 | |
| EP0678873A1 (en) | Load signal generating method and circuit for non-volatile memories |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| LAPS | Cancellation because of no payment of annual fees |