JPH0565063B2 - - Google Patents
Info
- Publication number
- JPH0565063B2 JPH0565063B2 JP62144542A JP14454287A JPH0565063B2 JP H0565063 B2 JPH0565063 B2 JP H0565063B2 JP 62144542 A JP62144542 A JP 62144542A JP 14454287 A JP14454287 A JP 14454287A JP H0565063 B2 JPH0565063 B2 JP H0565063B2
- Authority
- JP
- Japan
- Prior art keywords
- source
- drain regions
- gate electrode
- buried gate
- gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/67—Thin-film transistors [TFT]
Landscapes
- Thin Film Transistor (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62144542A JPS63308385A (ja) | 1987-06-10 | 1987-06-10 | 埋込みゲ−ト型電界効果トランジスタの製造方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62144542A JPS63308385A (ja) | 1987-06-10 | 1987-06-10 | 埋込みゲ−ト型電界効果トランジスタの製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS63308385A JPS63308385A (ja) | 1988-12-15 |
| JPH0565063B2 true JPH0565063B2 (https=) | 1993-09-16 |
Family
ID=15364720
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP62144542A Granted JPS63308385A (ja) | 1987-06-10 | 1987-06-10 | 埋込みゲ−ト型電界効果トランジスタの製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS63308385A (https=) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2001097290A2 (en) * | 2000-06-16 | 2001-12-20 | Advanced Micro Devices, Inc. | Buried inverted gate field-effect transistor (bigfet) |
| US9780002B1 (en) * | 2016-06-06 | 2017-10-03 | Globalfoundries Inc. | Threshold voltage and well implantation method for semiconductor devices |
-
1987
- 1987-06-10 JP JP62144542A patent/JPS63308385A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS63308385A (ja) | 1988-12-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5013678A (en) | Method of making an integrated circuit comprising load resistors arranged on the field oxide zones which separate the active transistor zones | |
| JPH0564456B2 (https=) | ||
| JPH0558265B2 (https=) | ||
| JPH0565063B2 (https=) | ||
| JPH01164061A (ja) | bi−CMOS半導体装置の製造方法 | |
| JPS6251216A (ja) | 半導体装置の製造方法 | |
| JP3196241B2 (ja) | 半導体装置の製造方法 | |
| JPS5836505B2 (ja) | 半導体記憶装置の製造方法 | |
| JPH0369168A (ja) | 薄膜電界効果トランジスタ | |
| JPS6384161A (ja) | 半導体装置の製造方法 | |
| JPH01165162A (ja) | 半導体記憶装置の製造方法 | |
| JPS6235569A (ja) | Mis型トランジスタ及びその製造方法 | |
| JP3241914B2 (ja) | 半導体装置の製造方法 | |
| JPH04338650A (ja) | 半導体装置の製造方法 | |
| JPS6024589B2 (ja) | 相補型絶縁ゲート電界効果トランジスタの製造方法 | |
| JPS61166154A (ja) | Mis型半導体装置の製造方法 | |
| JPH04142749A (ja) | 半導体装置の製造方法 | |
| JPS62249486A (ja) | 半導体装置の製造方法 | |
| JPH02267943A (ja) | Mis型半導体装置の製造方法 | |
| JPH02215152A (ja) | 半導体装置の製造方法 | |
| JPH03209773A (ja) | 半導体装置 | |
| JPH0225261B2 (https=) | ||
| JPS58184765A (ja) | 半導体装置の製造方法 | |
| JPH01198066A (ja) | 半導体記憶装置及びその製造方法 | |
| JPH0583194B2 (https=) |