JPH0562791B2 - - Google Patents
Info
- Publication number
- JPH0562791B2 JPH0562791B2 JP16047186A JP16047186A JPH0562791B2 JP H0562791 B2 JPH0562791 B2 JP H0562791B2 JP 16047186 A JP16047186 A JP 16047186A JP 16047186 A JP16047186 A JP 16047186A JP H0562791 B2 JPH0562791 B2 JP H0562791B2
- Authority
- JP
- Japan
- Prior art keywords
- command
- output
- circuit
- signal line
- timer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000000034 method Methods 0.000 claims description 9
- 230000003213 activating effect Effects 0.000 claims 1
- 238000011084 recovery Methods 0.000 description 10
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Information Transfer Systems (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16047186A JPS6316358A (ja) | 1986-07-08 | 1986-07-08 | I/oコマンド出力制御方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16047186A JPS6316358A (ja) | 1986-07-08 | 1986-07-08 | I/oコマンド出力制御方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6316358A JPS6316358A (ja) | 1988-01-23 |
JPH0562791B2 true JPH0562791B2 (enrdf_load_stackoverflow) | 1993-09-09 |
Family
ID=15715668
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP16047186A Granted JPS6316358A (ja) | 1986-07-08 | 1986-07-08 | I/oコマンド出力制御方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6316358A (enrdf_load_stackoverflow) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5220659A (en) * | 1989-09-18 | 1993-06-15 | Micral, Inc. | System for matching data recovery time between different devices by extending a cycle upon detecting end of cycle |
-
1986
- 1986-07-08 JP JP16047186A patent/JPS6316358A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6316358A (ja) | 1988-01-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6173353B1 (en) | Method and apparatus for dual bus memory transactions | |
US6567908B1 (en) | Method of and apparatus for processing information, and providing medium | |
WO2001024007A3 (en) | Method and apparatus for processing errors in a computer system | |
JPH0562791B2 (enrdf_load_stackoverflow) | ||
JP2522412B2 (ja) | プログラマブルコントロ―ラと入出力装置の間の通信方法 | |
JP2503838Y2 (ja) | マイクロプロセッサ装置 | |
JP4062478B2 (ja) | デバイスアクセス方法 | |
JPH11338712A (ja) | 割込順序保存回路 | |
JPH02133856A (ja) | データ転送装置 | |
JPS61150056A (ja) | ダイレクト・メモリ・アクセス・コントロ−ラ | |
JP2570271B2 (ja) | 半導体メモリ制御装置 | |
JPS61250748A (ja) | 情報処理装置のメモリアクセス方式 | |
JPH02263248A (ja) | メモリ装置 | |
JPH1011405A (ja) | メモリアクセス競合制御システム | |
KR19990058631A (ko) | 디엠에이 콘트롤러 | |
JPH0764849A (ja) | プロセッサの共有メモリ制御装置 | |
JPS59189433A (ja) | ダイレクトメモリアクセスによるデ−タ消去方式 | |
JPH05173936A (ja) | データ転送処理装置 | |
JPH0214741B2 (enrdf_load_stackoverflow) | ||
JPS61250766A (ja) | メモリアクセス制御方式 | |
JPH03259491A (ja) | メモリ制御装置 | |
JPH01205354A (ja) | キャッシュメモリ装置 | |
JPH0736741A (ja) | ダブルワードアクセス方式 | |
JPH0512121A (ja) | データ処理装置 | |
JPH03171245A (ja) | Dma制御方式 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
LAPS | Cancellation because of no payment of annual fees |